{"id":"https://openalex.org/W4281613629","doi":"https://doi.org/10.1145/3526241.3530327","title":"SRS-Mig","display_name":"SRS-Mig","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281613629","doi":"https://doi.org/10.1145/3526241.3530327"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530327","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530327","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033202880","display_name":"N Aswathy","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Aswathy N. S.","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044605866","display_name":"Sreesiddesh Bhavanasi","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sreesiddesh Bhavanasi","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100716392","display_name":"Arnab Sarkar","orcid":"https://orcid.org/0000-0002-5930-2180"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Arnab Sarkar","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070605948","display_name":"Hemangee K. Kapoor","orcid":"https://orcid.org/0000-0002-9376-7686"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Hemangee K. Kapoor","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033202880"],"corresponding_institution_ids":["https://openalex.org/I1317621060"],"apc_list":null,"apc_paid":null,"fwci":1.0719,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72497472,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"217","last_page":"222"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8412168025970459},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.7086193561553955},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5242916941642761},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5209449529647827},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.4752516448497772},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4726402163505554},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4316726326942444},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.42738786339759827},{"id":"https://openalex.org/keywords/response-time","display_name":"Response time","score":0.4256576895713806},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4209236204624176},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.377829372882843},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.37296900153160095},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.326388418674469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24084264039993286},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16583532094955444}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8412168025970459},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.7086193561553955},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5242916941642761},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5209449529647827},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.4752516448497772},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4726402163505554},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4316726326942444},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.42738786339759827},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.4256576895713806},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4209236204624176},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.377829372882843},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.37296900153160095},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.326388418674469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24084264039993286},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16583532094955444},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530327","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530327","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.6499999761581421}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1968980974","https://openalex.org/W1994717635","https://openalex.org/W1995592915","https://openalex.org/W2023834387","https://openalex.org/W2036853599","https://openalex.org/W2048588974","https://openalex.org/W2104305170","https://openalex.org/W2155694951","https://openalex.org/W2169863928","https://openalex.org/W2204664557","https://openalex.org/W2292369231","https://openalex.org/W2419664341","https://openalex.org/W2530371514","https://openalex.org/W3013592869"],"related_works":["https://openalex.org/W2999811406","https://openalex.org/W2126830366","https://openalex.org/W2334181344","https://openalex.org/W2178010602","https://openalex.org/W2401095501","https://openalex.org/W2362277122","https://openalex.org/W2558276258","https://openalex.org/W2028802049","https://openalex.org/W2087507048","https://openalex.org/W2546565930"],"abstract_inverted_index":{"Hybrid":[0],"memory":[1,57,91,153,169],"systems":[2],"with":[3,34,176],"a":[4,126],"combination":[5],"of":[6,16,20,27,89,122],"DRAM":[7,50],"and":[8,18,23,56,72,101,119,132,139,152,172],"Non-Volatile":[9],"Memory":[10,32],"(NVM)":[11],"types":[12],"can":[13,84,107],"make":[14],"use":[15],"scalability":[17],"performance":[19],"both":[21],"NVM":[22],"DRAM.":[24,111],"Random":[25],"placement":[26],"pages":[28,46,145],"in":[29,94,102,164],"Phase":[30],"Change":[31],"(PCM)":[33],"more":[35],"write":[36,40,44],"accesses":[37,142],"incurs":[38],"higher":[39],"latencies.":[41],"So,":[42,93],"migrating":[43],"intensive":[45],"from":[47],"PCM":[48],"to":[49,52,110,143,146],"helps":[51],"reduce":[53],"execution":[54,150,165],"time":[55,59,88,151,155],"response":[58,87,154,170],"for":[60,130,156],"applications.":[61,158],"Existing":[62],"techniques":[63],"mainly":[64],"focus":[65],"on":[66],"selecting":[67],"the":[68,86,157,177],"page":[69,123],"migration":[70,82,99,137],"candidate":[71],"migrate":[73],"it":[74,77],"immediately":[75],"when":[76,105],"becomes":[78],"eligible.":[79],"This":[80],"direct":[81],"approach":[83,129],"hamper":[85],"regular":[90],"accesses.":[92],"our":[95],"paper,":[96],"we":[97,115],"identify":[98],"candidates":[100],"addition,":[103],"schedule":[104],"they":[106],"be":[108],"migrated":[109,144],"To":[112],"realize":[113],"this,":[114],"have":[116],"used":[117],"Selection":[118],"Run-time":[120],"Scheduling":[121],"Migration":[124],"(SRS-Mig),":[125],"frame-based":[127],"scheduling":[128],"migrations":[131],"read/write":[133],"requests.":[134],"SRS-Mig":[135],"reduces":[136],"overhead":[138],"guarantees":[140],"future":[141],"yield":[147],"an":[148],"improved":[149],"Experimental":[159],"evaluation":[160],"shows":[161],"30%":[162],"improvement":[163,168],"time;":[166],"26%":[167],"time,":[171],"considerable":[173],"energy":[174],"savings":[175],"existing":[178],"baseline":[179],"techniques.":[180]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-06-12T00:00:00"}