{"id":"https://openalex.org/W4281910761","doi":"https://doi.org/10.1145/3526241.3530320","title":"Design and Evaluation of In-Exact Compressor based Approximate Multipliers","display_name":"Design and Evaluation of In-Exact Compressor based Approximate Multipliers","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281910761","doi":"https://doi.org/10.1145/3526241.3530320"},"language":"en","primary_location":{"id":"doi:10.1145/3526241.3530320","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530320","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055771008","display_name":"H C Prashanth","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashanth H C","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067948689","display_name":"Samudrala Soujanya","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Soujanya S R","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079758864","display_name":"Bindu G Gowda","orcid":"https://orcid.org/0000-0003-2797-2363"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bindu G Gowda","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore, Bangalore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":7.0212,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.98330233,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"431","last_page":"436"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7630355358123779},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6494587659835815},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5906565189361572},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.589372992515564},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5516449809074402},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4715316891670227},{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.45733150839805603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43136078119277954},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.4298427700996399},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.42285093665122986},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3852066397666931},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3733970820903778},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.241350919008255},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.093107670545578}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7630355358123779},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6494587659835815},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5906565189361572},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.589372992515564},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5516449809074402},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4715316891670227},{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.45733150839805603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43136078119277954},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.4298427700996399},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.42285093665122986},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3852066397666931},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3733970820903778},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.241350919008255},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.093107670545578},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526241.3530320","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526241.3530320","pdf_url":null,"source":{"id":"https://openalex.org/S4363608736","display_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the Great Lakes Symposium on VLSI 2022","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","score":0.4000000059604645,"display_name":"Decent work and economic growth"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1903598717","https://openalex.org/W2026005150","https://openalex.org/W2073367654","https://openalex.org/W2135089667","https://openalex.org/W2519246207","https://openalex.org/W2578985517","https://openalex.org/W2734851905","https://openalex.org/W2808327285","https://openalex.org/W2909019523","https://openalex.org/W3021587158","https://openalex.org/W3048414096","https://openalex.org/W3090450117","https://openalex.org/W3217449473","https://openalex.org/W4251378477","https://openalex.org/W6740832246"],"related_works":["https://openalex.org/W2889102485","https://openalex.org/W2388299947","https://openalex.org/W2134697552","https://openalex.org/W2059812140","https://openalex.org/W4385831984","https://openalex.org/W3047211184","https://openalex.org/W2158494242","https://openalex.org/W2169589717","https://openalex.org/W4243638536","https://openalex.org/W1485408346"],"abstract_inverted_index":{"VLSI":[0],"implementation":[1,28],"of":[2,6,15,44,115,129,149,191],"arithmetic":[3],"functions":[4],"are":[5,94],"high":[7],"demand":[8],"considering":[9],"the":[10,37,42,66,75,83,98,116,135,145,187],"rise":[11],"in":[12,41,70,97,105,134,144,164,181],"hardware":[13,27,68],"realization":[14],"image":[16],"and":[17,32,47,86,102,112,125,155,166],"digital":[18],"signal":[19],"processing":[20],"modules":[21],"for":[22,158],"various":[23,127,141],"autonomous":[24],"applications.":[25],"The":[26,119],"offers":[29],"faster":[30],"results":[31],"desirable":[33],"outcome,":[34],"but":[35],"expecting":[36],"same":[38],"design":[39,59,92,110,124,153],"metrics":[40,69,111,154],"form":[43],"power,":[45],"footprint":[46],"delay":[48],"on":[49],"a":[50],"tiny":[51],"decision-making":[52],"edge":[53],"devices":[54],"with":[55,140,172],"limited":[56],"resources":[57,156],"needs":[58],"improvisation.":[60],"Approximate":[61],"computing":[62],"promises":[63],"to":[64,123,185],"support":[65],"required":[67],"error":[71,174],"resilient":[72],"applications":[73],"where":[74],"inexact":[76],"output":[77],"is":[78],"not":[79],"deviated":[80],"much":[81],"from":[82],"expected":[84],"one,":[85],"decision":[87],"made":[88],"remains":[89],"unchanged.":[90],"Multiplier":[91],"blocks":[93,107],"heavily":[95],"used":[96],"multimedia":[99],"functional":[100],"chip,":[101],"introducing":[103],"approximation":[104,192],"these":[106],"effectively":[108],"benefits":[109],"chip":[113],"cost":[114],"developed":[117],"system-on-chip(SoC).":[118],"proposed":[120],"work":[121],"attempts":[122],"use":[126],"sizes":[128],"approximate":[130,177],"AND-OR":[131],"re-coded":[132],"compressors":[133],"multiple":[136],"reduction":[137],"stages,":[138],"along":[139,171],"fast":[142],"adders":[143],"final":[146],"addition":[147],"stage":[148],"multiplier":[150,160],"design.":[151],"Further,":[152],"utilized":[157],"different":[159],"designs":[161],"were":[162,179],"characterized":[163],"ASIC":[165],"FPGA":[167],"synthesis":[168],"flows":[169],"respectively,":[170],"their":[173],"statistics.":[175],"Designed":[176],"multipliers":[178],"employed":[180],"Gaussian":[182],"smoothing":[183],"application":[184],"evaluate":[186],"quality-hardware":[188],"resource":[189],"trade-off":[190]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":9}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}