{"id":"https://openalex.org/W3210851702","doi":"https://doi.org/10.1145/3526115","title":"Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks","display_name":"Encoder-Decoder Networks for Analyzing Thermal and Power Delivery Networks","publication_year":2022,"publication_date":"2022-03-28","ids":{"openalex":"https://openalex.org/W3210851702","doi":"https://doi.org/10.1145/3526115","mag":"3210851702"},"language":"en","primary_location":{"id":"doi:10.1145/3526115","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526115","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069179438","display_name":"Vidya A. Chhabria","orcid":"https://orcid.org/0000-0002-3273-0724"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Vidya A. Chhabria","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048629123","display_name":"Vipul Ahuja","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Vipul Ahuja","raw_affiliation_strings":["Qualcomm Technologies Inc., Bengaluru, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Inc., Bengaluru, Karnataka, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025108569","display_name":"Ashwath Prabhu","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ashwath Prabhu","raw_affiliation_strings":["Qualcomm Technologies Inc., Bengaluru, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Inc., Bengaluru, Karnataka, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102161505","display_name":"Nikhil A. Patil","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nikhil Patil","raw_affiliation_strings":["Qualcomm Technologies Inc., Bengaluru, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Inc., Bengaluru, Karnataka, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101461852","display_name":"Palkesh Jain","orcid":"https://orcid.org/0000-0002-7758-6834"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Palkesh Jain","raw_affiliation_strings":["Qualcomm Technologies Inc., Bengaluru, Karnataka, India"],"affiliations":[{"raw_affiliation_string":"Qualcomm Technologies Inc., Bengaluru, Karnataka, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5069179438"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.6454,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.6509683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"28","issue":"1","first_page":"1","last_page":"27"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9879000186920166,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.826300323009491},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.6821479201316833},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5354502201080322},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4979732036590576},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.42892658710479736},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4207344055175781},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.4151519238948822},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38885506987571716},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35734784603118896},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.28269100189208984},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.25549691915512085},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.19781330227851868},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10994324088096619}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.826300323009491},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.6821479201316833},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5354502201080322},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4979732036590576},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.42892658710479736},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4207344055175781},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.4151519238948822},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38885506987571716},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35734784603118896},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.28269100189208984},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25549691915512085},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.19781330227851868},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10994324088096619},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3526115","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3526115","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5600000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W1485009520","https://openalex.org/W1598246754","https://openalex.org/W1901129140","https://openalex.org/W1963495246","https://openalex.org/W1990215011","https://openalex.org/W2006619614","https://openalex.org/W2015102462","https://openalex.org/W2041723838","https://openalex.org/W2064675550","https://openalex.org/W2081786181","https://openalex.org/W2083090974","https://openalex.org/W2110295511","https://openalex.org/W2115314588","https://openalex.org/W2118978333","https://openalex.org/W2135277685","https://openalex.org/W2148143831","https://openalex.org/W2160567960","https://openalex.org/W2304648132","https://openalex.org/W2395611524","https://openalex.org/W2556967412","https://openalex.org/W2739564999","https://openalex.org/W2789832827","https://openalex.org/W2807453315","https://openalex.org/W2946349917","https://openalex.org/W2963691377","https://openalex.org/W2963881378","https://openalex.org/W2964046669","https://openalex.org/W2964121744","https://openalex.org/W2970478035","https://openalex.org/W2996794321","https://openalex.org/W2997806608","https://openalex.org/W3013474731","https://openalex.org/W3043514336","https://openalex.org/W3109998468","https://openalex.org/W3114292887","https://openalex.org/W3117902010","https://openalex.org/W3127939301","https://openalex.org/W3167204903","https://openalex.org/W3186706634","https://openalex.org/W3211922296","https://openalex.org/W4213410983","https://openalex.org/W4233970412"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2171236961","https://openalex.org/W4256630426","https://openalex.org/W3047964545","https://openalex.org/W2811251486","https://openalex.org/W2932995367","https://openalex.org/W2947524549","https://openalex.org/W1952114904","https://openalex.org/W2030468620","https://openalex.org/W2007578917"],"abstract_inverted_index":{"Power":[0],"delivery":[1],"network":[2],"(PDN)":[3],"analysis":[4,7],"and":[5,29,52,91,96,110,124,148,160],"thermal":[6,116,135],"are":[8,13,139],"computationally":[9],"expensive":[10],"tasks":[11],"that":[12],"essential":[14],"for":[15,134],"successful":[16],"integrated":[17],"circuit":[18],"(IC)":[19],"design.":[20],"Algorithmically,":[21],"both":[22],"these":[23,48,77],"analyses":[24,49],"have":[25],"similar":[26],"computational":[27],"structure":[28],"complexity":[30],"as":[31],"they":[32],"involve":[33],"the":[34,42,73,145],"solution":[35],"to":[36,71],"a":[37,59,88,121],"partial":[38],"differential":[39],"equation":[40],"of":[41,61,76],"same":[43,146],"form.":[44],"This":[45],"article":[46],"converts":[47],"into":[50],"image-to-image":[51],"sequence-to-sequence":[53],"translation":[54],"tasks,":[55],"which":[56],"allows":[57],"leveraging":[58],"class":[60],"machine":[62],"learning":[63],"models":[64],"with":[65,164],"an":[66],"encoder-decoder\u2013based":[67],"generative":[68],"(EDGe)":[69],"architecture":[70],"address":[72],"time-intensive":[74],"nature":[75],"tasks.":[78],"For":[79,115],"PDN":[80],"analysis,":[81,117],"we":[82,118],"propose":[83,119],"two":[84],"networks:":[85],"(i)":[86],"IREDGe:":[87],"full-chip":[89,122],"static":[90,123],"dynamic":[92,125],"IR":[93,155],"drop":[94],"predictor":[95],"(ii)":[97],"EMEDGe:":[98],"electromigration":[99],"(EM)":[100],"hotspot":[101,158],"classifier":[102],"based":[103,128],"on":[104,129],"input":[105,130],"power,":[106],"power":[107,111,131],"grid":[108],"distribution,":[109],"pad":[112],"distribution":[113,132],"patterns.":[114],"ThermEDGe,":[120],"temperature":[126,161],"estimator":[127],"patterns":[133],"analysis.":[136],"These":[137],"networks":[138,152],"transferable":[140],"across":[141],"designs":[142],"synthesized":[143],"within":[144],"technology":[147],"packing":[149],"solution.":[150],"The":[151],"predict":[153],"on-chip":[154],"drop,":[156],"EM":[157],"locations,":[159],"in":[162],"milliseconds":[163],"negligibly":[165],"small":[166],"errors":[167],"against":[168],"commercial":[169],"tools":[170],"requiring":[171],"several":[172],"hours.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-10T16:38:18.471706","created_date":"2025-10-10T00:00:00"}