{"id":"https://openalex.org/W4281924108","doi":"https://doi.org/10.1145/3520263.3534650","title":"Reconsidering OS memory optimizations in the presence of disaggregated memory","display_name":"Reconsidering OS memory optimizations in the presence of disaggregated memory","publication_year":2022,"publication_date":"2022-06-09","ids":{"openalex":"https://openalex.org/W4281924108","doi":"https://doi.org/10.1145/3520263.3534650"},"language":"en","primary_location":{"id":"doi:10.1145/3520263.3534650","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3520263.3534650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034711959","display_name":"Shai Bergman","orcid":"https://orcid.org/0000-0002-3484-1452"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Shai Bergman","raw_affiliation_strings":["Technion, Israel"],"affiliations":[{"raw_affiliation_string":"Technion, Israel","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006231828","display_name":"Priyank Faldu","orcid":"https://orcid.org/0000-0002-1772-2048"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Priyank Faldu","raw_affiliation_strings":["ARM, UK"],"affiliations":[{"raw_affiliation_string":"ARM, UK","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010276850","display_name":"Boris Grot","orcid":"https://orcid.org/0000-0001-6525-0762"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Boris Grot","raw_affiliation_strings":["University of Edinburgh, UK"],"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024693147","display_name":"Llu\u00eds Vilanova","orcid":"https://orcid.org/0000-0002-1452-840X"},"institutions":[{"id":"https://openalex.org/I47508984","display_name":"Imperial College London","ror":"https://ror.org/041kmwe10","country_code":"GB","type":"education","lineage":["https://openalex.org/I47508984"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Llu\u00eds Vilanova","raw_affiliation_strings":["Imperial College London, UK"],"affiliations":[{"raw_affiliation_string":"Imperial College London, UK","institution_ids":["https://openalex.org/I47508984"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022593894","display_name":"Mark Silberstein","orcid":"https://orcid.org/0000-0001-9659-068X"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Mark Silberstein","raw_affiliation_strings":["Technion, Israel"],"affiliations":[{"raw_affiliation_string":"Technion, Israel","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5034711959"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":5.1107,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.9637878,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8194584846496582},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7582205533981323},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.6620144248008728},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.6345488429069519},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.6207165718078613},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6058541536331177},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6037509441375732},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6015121936798096},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.550872802734375},{"id":"https://openalex.org/keywords/non-uniform-memory-access","display_name":"Non-uniform memory access","score":0.5180087685585022},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.49514856934547424},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4539893865585327},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.43627089262008667},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4200756251811981},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.4164723753929138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3994215428829193},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3817148506641388},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.37841153144836426}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8194584846496582},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7582205533981323},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.6620144248008728},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.6345488429069519},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.6207165718078613},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6058541536331177},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6037509441375732},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6015121936798096},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.550872802734375},{"id":"https://openalex.org/C133371097","wikidata":"https://www.wikidata.org/wiki/Q868014","display_name":"Non-uniform memory access","level":5,"score":0.5180087685585022},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.49514856934547424},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4539893865585327},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.43627089262008667},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4200756251811981},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.4164723753929138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3994215428829193},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3817148506641388},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.37841153144836426},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3520263.3534650","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3520263.3534650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 ACM SIGPLAN International Symposium on Memory Management","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:publications/5258bb36-6916-40a5-8b66-07079da1fca6","is_oa":false,"landing_page_url":"https://dl.acm.org/doi/10.1145/3520263.3534650","pdf_url":null,"source":{"id":"https://openalex.org/S4306400321","display_name":"Edinburgh Research Explorer (University of Edinburgh)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I98677209","host_organization_name":"University of Edinburgh","host_organization_lineage":["https://openalex.org/I98677209"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:spiral.imperial.ac.uk:10044/1/105020","is_oa":false,"landing_page_url":"http://hdl.handle.net/10044/1/105020","pdf_url":null,"source":{"id":"https://openalex.org/S4306401396","display_name":"Spiral (Imperial College London)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I47508984","host_organization_name":"Imperial College London","host_organization_lineage":["https://openalex.org/I47508984"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM SIGPLAN International Symposium on Memory Management","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W95608104","https://openalex.org/W1920964269","https://openalex.org/W1974817122","https://openalex.org/W1987225815","https://openalex.org/W1992755462","https://openalex.org/W2087735340","https://openalex.org/W2143522680","https://openalex.org/W2340522713","https://openalex.org/W2576312950","https://openalex.org/W2577489668","https://openalex.org/W2724362854","https://openalex.org/W2756779857","https://openalex.org/W2757580917","https://openalex.org/W2794228535","https://openalex.org/W2798688636","https://openalex.org/W2928181291","https://openalex.org/W2934584470","https://openalex.org/W2998553639","https://openalex.org/W2999097477","https://openalex.org/W3011261380","https://openalex.org/W3021725346","https://openalex.org/W3119011817","https://openalex.org/W3154380680","https://openalex.org/W3174688441","https://openalex.org/W4234988573","https://openalex.org/W4242208545","https://openalex.org/W4242383556","https://openalex.org/W4254778370","https://openalex.org/W6680852931"],"related_works":["https://openalex.org/W2296275612","https://openalex.org/W2753615087","https://openalex.org/W2043352873","https://openalex.org/W4321458411","https://openalex.org/W2934889147","https://openalex.org/W2782503170","https://openalex.org/W2047684617","https://openalex.org/W1975698617","https://openalex.org/W4281924108","https://openalex.org/W2117533242"],"abstract_inverted_index":{"Tiered":[0],"memory":[1,6,15,30,49,65,81,87,100,111,116],"systems":[2,131],"introduce":[3],"an":[4],"additional":[5],"level":[7],"with":[8,114],"higher-than-local-DRAM":[9],"access":[10,77],"latency":[11,78],"and":[12,21],"require":[13],"sophisticated":[14],"management":[16,88,101,117],"mechanisms":[17],"to":[18,45,79,107,124,137],"achieve":[19],"cost-efficiency":[20],"high":[22,76],"performance.":[23],"Recent":[24],"works":[25],"focus":[26],"on":[27,91,132],"byte-addressable":[28,47],"tiered":[29,48],"architectures":[31],"which":[32],"offer":[33],"better":[34],"performance":[35],"than":[36],"pure":[37],"swap-based":[38],"systems.":[39,66],"We":[40],"observe":[41],"that":[42,55,61,74,105],"adding":[43],"disaggregation":[44],"a":[46,98],"architecture":[50],"requires":[51],"important":[52],"design":[53],"changes":[54,123],"deviate":[56],"from":[57],"the":[58,75,83,109,125],"common":[59],"techniques":[60],"target":[62],"lower-latency":[63],"non-volatile":[64],"Our":[67],"comprehensive":[68],"analysis":[69],"of":[70,85],"real":[71],"workloads":[72],"shows":[73],"disaggregated":[80,99],"undermines":[82],"utility":[84],"well-established":[86],"optimizations":[89],"Based":[90],"these":[92],"insights,":[93],"we":[94],"develop":[95],"HotBox":[96,119],"\u2013":[97],"subsystem":[102],"for":[103],"Linux":[104,126],"strives":[106],"maximize":[108],"local":[110],"hit":[112],"rate":[113],"low":[115],"overhead.":[118],"introduces":[120],"only":[121],"minor":[122],"kernel":[127],"while":[128],"outperforming":[129],"state-of-the-art":[130],"memory-intensive":[133],"benchmarks":[134],"by":[135],"up":[136],"2.25\u00d7.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}