{"id":"https://openalex.org/W4281682568","doi":"https://doi.org/10.1145/3520140","title":"Adaptive Clock Management of HLS-generated Circuits on FPGAs","display_name":"Adaptive Clock Management of HLS-generated Circuits on FPGAs","publication_year":2022,"publication_date":"2022-05-30","ids":{"openalex":"https://openalex.org/W4281682568","doi":"https://doi.org/10.1145/3520140"},"language":"en","primary_location":{"id":"doi:10.1145/3520140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3520140","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078090997","display_name":"Kahlan Gibson","orcid":"https://orcid.org/0000-0003-4557-0317"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Kahlan Gibson","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":"https://orcid.org/0000-0003-4557-0317","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008588979","display_name":"Esther Roorda","orcid":"https://orcid.org/0000-0002-1905-9577"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Esther Roorda","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1905-9577","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016388595","display_name":"Daniel Holanda Noronha","orcid":"https://orcid.org/0000-0003-1043-0920"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Daniel Holanda Noronha","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":"https://orcid.org/0000-0003-1043-0920","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1241-6690","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5078090997"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05831688,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":"4","first_page":"1","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.83191978931427},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7669821977615356},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7576154470443726},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5382331013679504},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5294327735900879},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.49665433168411255},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4838239550590515},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.4760601222515106},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4714965224266052},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.44261226058006287},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42595940828323364},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.18589267134666443},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09847795963287354},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07987305521965027},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07546225190162659}],"concepts":[{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.83191978931427},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7669821977615356},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7576154470443726},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5382331013679504},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5294327735900879},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.49665433168411255},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4838239550590515},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.4760601222515106},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4714965224266052},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.44261226058006287},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42595940828323364},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.18589267134666443},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09847795963287354},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07987305521965027},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07546225190162659},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3520140","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3520140","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1970032753","https://openalex.org/W2011778848","https://openalex.org/W2024761054","https://openalex.org/W2040414470","https://openalex.org/W2081132365","https://openalex.org/W2089309825","https://openalex.org/W2118482092","https://openalex.org/W2122941519","https://openalex.org/W2130780401","https://openalex.org/W2137013604","https://openalex.org/W2138934691","https://openalex.org/W2144786659","https://openalex.org/W2156499539","https://openalex.org/W2493935358","https://openalex.org/W2511219348","https://openalex.org/W2790678706","https://openalex.org/W2798697879","https://openalex.org/W2798876948","https://openalex.org/W2889995311","https://openalex.org/W2920866063","https://openalex.org/W2945279851","https://openalex.org/W2945790802","https://openalex.org/W2951691654","https://openalex.org/W2951816406","https://openalex.org/W2998625809","https://openalex.org/W3003576804","https://openalex.org/W3005482815","https://openalex.org/W3008230609","https://openalex.org/W3008926397","https://openalex.org/W4234222701","https://openalex.org/W4241365061","https://openalex.org/W4241916159","https://openalex.org/W4246520320","https://openalex.org/W4251309856","https://openalex.org/W4255702000"],"related_works":["https://openalex.org/W2079450985","https://openalex.org/W2550704533","https://openalex.org/W2123535323","https://openalex.org/W2073137766","https://openalex.org/W2120935739","https://openalex.org/W2890026549","https://openalex.org/W2101075828","https://openalex.org/W2142474790","https://openalex.org/W4242565052","https://openalex.org/W1991670063"],"abstract_inverted_index":{"In":[0,86],"this":[1],"article,":[2],"we":[3,62,96],"present":[4],"Syncopation":[5,74,109],",":[6],"a":[7,59],"performance-boosting":[8],"fine-grained":[9],"timing":[10,47],"analysis":[11],"and":[12,40,129],"adaptive":[13],"clock":[14,51,56],"management":[15],"technique":[16],"for":[17,49],"High-Level":[18],"Synthesis-generated":[19],"circuits":[20],"implemented":[21,112],"on":[22,58,133],"Field-Programmable":[23],"Gate":[24],"Arrays.":[25],"The":[26],"key":[27],"idea":[28],"is":[29,111],"to":[30,43,84,107,120,126],"use":[31],"the":[32,38,45,55,121,127],"HLS":[33],"scheduling":[34],"information":[35],"along":[36,93],"with":[37,94],"placement":[39],"routing":[41],"results":[42],"determine":[44],"worst-case":[46],"path":[48],"individual":[50],"cycles.":[52],"By":[53],"adjusting":[54],"period":[57],"cycle-by-cycle":[60],"basis,":[61],"can":[63,97],"increase":[64],"performance":[65,76,100],"of":[66],"an":[67],"HLS-generated":[68],"circuit.":[69],"Our":[70],"experiments":[71],"show":[72],"that":[73],"improves":[75],"by":[77,88],"3.2%":[78],"(geomean)":[79,102],"across":[80,103],"all":[81,104],"benchmarks":[82,105],"(up":[83,106],"47%).":[85],"addition,":[87],"employing":[89],"targeted":[90],"synthesis":[91],"techniques":[92],"Syncopation,":[95],"achieve":[98],"10.3%":[99],"improvement":[101],"50%).":[108],"instrumentation":[110],"entirely":[113],"in":[114],"soft":[115],"logic":[116],"without":[117],"requiring":[118],"alterations":[119],"HLS-synthesis":[122],"toolchain":[123],"or":[124],"changes":[125],"FPGA,":[128],"has":[130],"been":[131],"validated":[132],"real":[134],"hardware.":[135]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}