{"id":"https://openalex.org/W4281750399","doi":"https://doi.org/10.1145/3519941.3535069","title":"Optimizing data reshaping operations in functional IRs for high-level synthesis","display_name":"Optimizing data reshaping operations in functional IRs for high-level synthesis","publication_year":2022,"publication_date":"2022-06-10","ids":{"openalex":"https://openalex.org/W4281750399","doi":"https://doi.org/10.1145/3519941.3535069"},"language":"en","primary_location":{"id":"doi:10.1145/3519941.3535069","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519941.3535069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://www.research.ed.ac.uk/en/publications/f6c9e1fd-4884-4a27-820c-c3a33955e16a","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047154846","display_name":"Christof Schlaak","orcid":"https://orcid.org/0000-0002-3835-4774"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christof Schlaak","raw_affiliation_strings":["University of Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003112703","display_name":"Tzung-Han Juang","orcid":"https://orcid.org/0000-0003-1629-8617"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tzung-Han Juang","raw_affiliation_strings":["McGill University, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050229154","display_name":"Christophe Dubach","orcid":"https://orcid.org/0000-0003-4811-2469"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Christophe Dubach","raw_affiliation_strings":["McGill University, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9331,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.71630824,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"61","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.8130331039428711},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7774117588996887},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7389498949050903},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.6859625577926636},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5701161026954651},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5016016960144043},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.49867868423461914},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.27070289850234985}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.8130331039428711},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7774117588996887},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7389498949050903},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.6859625577926636},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5701161026954651},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5016016960144043},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49867868423461914},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.27070289850234985},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1145/3519941.3535069","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519941.3535069","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/f6c9e1fd-4884-4a27-820c-c3a33955e16a","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/f6c9e1fd-4884-4a27-820c-c3a33955e16a","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schlaak, C, Juang, T-H & Dubach, C 2022, Optimizing Data Reshaping Operations in Functional IRs for High-Level Synthesis. in T Grosser & K Lee (eds), Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. New York, NY, USA, pp. 61-72, 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, San Diego, California, United States, 14/06/22. https://doi.org/10.1145/3519941.3535069","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/f6c9e1fd-4884-4a27-820c-c3a33955e16a","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11820/f6c9e1fd-4884-4a27-820c-c3a33955e16a","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.ed.ac.uk:openaire/f6c9e1fd-4884-4a27-820c-c3a33955e16a","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/f6c9e1fd-4884-4a27-820c-c3a33955e16a","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schlaak, C, Juang, T-H & Dubach, C 2022, Optimizing Data Reshaping Operations in Functional IRs for High-Level Synthesis. in T Grosser & K Lee (eds), Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems. New York, NY, USA, pp. 61-72, 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems, San Diego, California, United States, 14/06/22. https://doi.org/10.1145/3519941.3535069","raw_type":"contributionToPeriodical"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W37085840","https://openalex.org/W1595601404","https://openalex.org/W1983394510","https://openalex.org/W1997978901","https://openalex.org/W2018055497","https://openalex.org/W2106962797","https://openalex.org/W2143315168","https://openalex.org/W2143609451","https://openalex.org/W2170675383","https://openalex.org/W2189608902","https://openalex.org/W2263852834","https://openalex.org/W2772612468","https://openalex.org/W2798482398","https://openalex.org/W2906737788","https://openalex.org/W2950001020","https://openalex.org/W2954600699","https://openalex.org/W2963114857","https://openalex.org/W2995522819","https://openalex.org/W3006236305","https://openalex.org/W3011239338","https://openalex.org/W3033664232","https://openalex.org/W3122286897","https://openalex.org/W3163649573","https://openalex.org/W4210570899","https://openalex.org/W4242577057"],"related_works":["https://openalex.org/W2612099726","https://openalex.org/W2366961778","https://openalex.org/W1967938402","https://openalex.org/W1572721274","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160632767","https://openalex.org/W2135482679","https://openalex.org/W2035070505","https://openalex.org/W2000188956"],"abstract_inverted_index":{"FPGAs":[0],"(Field":[1],"Programmable":[2],"Gate":[3],"Arrays)":[4],"have":[5],"become":[6],"the":[7,24],"substrate":[8],"of":[9,26,50],"choice":[10],"to":[11,34,63],"implement":[12],"accelerators.":[13],"They":[14],"deliver":[15],"high":[16],"performance":[17],"with":[18],"low":[19],"power":[20],"consumption,":[21],"while":[22],"offering":[23],"flexibility":[25],"being":[27,57],"re-programmable.":[28],"But":[29],"they":[30],"are":[31,47,54,60],"notoriously":[32],"hard":[33],"program":[35],"directly":[36],"using":[37],"HDLs":[38],"(Hardware":[39],"Description":[40],"Languages).":[41],"Traditional":[42],"HLS":[43,69],"(High-Level":[44],"Synthesis)":[45],"methods":[46],"addressing":[48],"some":[49],"these":[51],"issues":[52],"but":[53],"far":[55],"from":[56],"perfect.":[58],"Programmers":[59],"still":[61],"required":[62],"write":[64],"hardware-specific":[65],"code":[66],"and":[67],"existing":[68],"tools":[70],"often":[71],"produce":[72],"sub-optimal":[73],"designs.":[74]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-12T08:23:45.883708","created_date":"2025-10-10T00:00:00"}