{"id":"https://openalex.org/W4281659715","doi":"https://doi.org/10.1145/3519941.3535064","title":"Co-mining: a processing-in-memory assisted framework for memory-intensive PoW acceleration","display_name":"Co-mining: a processing-in-memory assisted framework for memory-intensive PoW acceleration","publication_year":2022,"publication_date":"2022-06-10","ids":{"openalex":"https://openalex.org/W4281659715","doi":"https://doi.org/10.1145/3519941.3535064"},"language":"en","primary_location":{"id":"doi:10.1145/3519941.3535064","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519941.3535064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100417411","display_name":"Tianyu Wang","orcid":"https://orcid.org/0000-0001-7030-1990"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Tianyu Wang","raw_affiliation_strings":["Chinese University of Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019614582","display_name":"Zhaoyan Shen","orcid":"https://orcid.org/0000-0003-1336-8894"},"institutions":[{"id":"https://openalex.org/I154099455","display_name":"Shandong University","ror":"https://ror.org/0207yh398","country_code":"CN","type":"education","lineage":["https://openalex.org/I154099455"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhaoyan Shen","raw_affiliation_strings":["Shandong University, China"],"affiliations":[{"raw_affiliation_string":"Shandong University, China","institution_ids":["https://openalex.org/I154099455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101639532","display_name":"Zili Shao","orcid":"https://orcid.org/0000-0002-2173-2847"},"institutions":[{"id":"https://openalex.org/I177725633","display_name":"Chinese University of Hong Kong","ror":"https://ror.org/00t33hh48","country_code":"CN","type":"education","lineage":["https://openalex.org/I177725633"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zili Shao","raw_affiliation_strings":["Chinese University of Hong Kong, China"],"affiliations":[{"raw_affiliation_string":"Chinese University of Hong Kong, China","institution_ids":["https://openalex.org/I177725633"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100417411"],"corresponding_institution_ids":["https://openalex.org/I177725633"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06887618,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10270","display_name":"Blockchain Technology Applications and Security","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10270","display_name":"Blockchain Technology Applications and Security","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12288","display_name":"Optimization and Search Problems","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8589608669281006},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6313228607177734},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5616722106933594},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.5451475977897644},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.5247635841369629},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5053570866584778},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.4762194752693176},{"id":"https://openalex.org/keywords/memory-bandwidth","display_name":"Memory bandwidth","score":0.46152299642562866},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4536638855934143},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4352811574935913},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42802464962005615},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4129328429698944},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41163137555122375},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37637507915496826},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3159632980823517},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.24607887864112854}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8589608669281006},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6313228607177734},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5616722106933594},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.5451475977897644},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.5247635841369629},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5053570866584778},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.4762194752693176},{"id":"https://openalex.org/C188045654","wikidata":"https://www.wikidata.org/wiki/Q17148339","display_name":"Memory bandwidth","level":2,"score":0.46152299642562866},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4536638855934143},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4352811574935913},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42802464962005615},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4129328429698944},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41163137555122375},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37637507915496826},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3159632980823517},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.24607887864112854},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3519941.3535064","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519941.3535064","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 23rd ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1559136758","https://openalex.org/W2170257519","https://openalex.org/W2250217037","https://openalex.org/W2290426788","https://openalex.org/W2517869808","https://openalex.org/W2613387059","https://openalex.org/W2613989746","https://openalex.org/W2767588966","https://openalex.org/W2909440114","https://openalex.org/W2921390124","https://openalex.org/W2941922059","https://openalex.org/W2946429553","https://openalex.org/W2946624781","https://openalex.org/W2962903741","https://openalex.org/W2988490227","https://openalex.org/W2997774351","https://openalex.org/W3011777425","https://openalex.org/W3016340377","https://openalex.org/W3134274954","https://openalex.org/W3189166979","https://openalex.org/W3190080782","https://openalex.org/W3191660382","https://openalex.org/W4233147525","https://openalex.org/W4254672563","https://openalex.org/W4281672889"],"related_works":["https://openalex.org/W2587873888","https://openalex.org/W2155373950","https://openalex.org/W2782503170","https://openalex.org/W2041174925","https://openalex.org/W3029446734","https://openalex.org/W1707075782","https://openalex.org/W1993089791","https://openalex.org/W4233816696","https://openalex.org/W3139080379","https://openalex.org/W2903168712"],"abstract_inverted_index":{"Recently,":[0],"HBM":[1],"(High":[2],"Bandwidth":[3],"Memory)":[4,9],"and":[5,30,55,63],"PIM":[6,29,93,149],"(Processing":[7],"in":[8,60],"integrated":[10],"technology":[11],"such":[12],"as":[13],"Samsung":[14],"function-in-memory":[15,127],"DRAM":[16],"opens":[17],"a":[18,41,69,108],"new":[19],"door":[20],"for":[21,36,86],"memory-intensive":[22],"PoW":[23,49,151],"acceleration":[24,152],"by":[25,50,146],"jointly":[26],"exploiting":[27,52],"GPU,":[28],"HBM.":[31],"In":[32],"this":[33],"paper,":[34],"we":[35,66],"the":[37,76,87,101,144],"first":[38,67],"time":[39],"propose":[40],"GPU/PIM":[42,77],"Co-Mining":[43,122],"framework":[44],"to":[45,73,91,115,138],"accelerate":[46],"memory":[47,89,106,110],"intensive":[48],"fully":[51],"HBM-PIM's":[53],"bandwidth":[54],"coordinately":[56],"scheduling":[57],"mining":[58],"tasks":[59],"both":[61],"GPU":[62,88],"PIM.":[64],"Specifically,":[65],"design":[68],"linear":[70],"programming":[71],"model":[72,83],"intelligently":[74],"guide":[75],"task":[78],"scheduling.":[79],"An":[80],"extended":[81],"finite-state-machine":[82],"is":[84,113],"designed":[85],"controller":[90],"switch":[92],"working":[94],"mode":[95],"(compute/memory":[96],"mode)":[97],"accordingly.":[98],"Finally,":[99],"considering":[100],"speed":[102],"difference":[103],"between":[104],"intra-/inter-channel":[105],"accesses,":[107],"hybrid":[109],"access":[111],"method":[112,145],"proposed":[114],"minimize":[116],"inter-channel":[117],"data":[118],"movements.":[119],"We":[120],"evaluate":[121],"based":[123],"on":[124],"Samsung's":[125],"HBM2-based":[126],"architecture.":[128],"The":[129],"experimental":[130],"results":[131],"show":[132],"that":[133],"it":[134],"can":[135],"achieve":[136],"up":[137],"38.5%":[139],"hashrate":[140],"improvement":[141],"compared":[142],"with":[143,153],"directly":[147],"integrating":[148],"into":[150],"GPU.":[154]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}