{"id":"https://openalex.org/W4281703854","doi":"https://doi.org/10.1145/3519939.3523455","title":"PDL: a high-level hardware design language for pipelined processors","display_name":"PDL: a high-level hardware design language for pipelined processors","publication_year":2022,"publication_date":"2022-06-02","ids":{"openalex":"https://openalex.org/W4281703854","doi":"https://doi.org/10.1145/3519939.3523455"},"language":"en","primary_location":{"id":"doi:10.1145/3519939.3523455","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519939.3523455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013955474","display_name":"Drew Zagieboylo","orcid":"https://orcid.org/0000-0001-6847-6599"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Drew Zagieboylo","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030758941","display_name":"Charles Sherk","orcid":"https://orcid.org/0009-0005-0711-1787"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charles Sherk","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112839659","display_name":"Gookwon Edward Suh","orcid":null},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gookwon Edward Suh","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101697549","display_name":"Andrew C. Myers","orcid":"https://orcid.org/0000-0001-5819-7588"},"institutions":[{"id":"https://openalex.org/I205783295","display_name":"Cornell University","ror":"https://ror.org/05bnh6r87","country_code":"US","type":"education","lineage":["https://openalex.org/I205783295"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew C. Myers","raw_affiliation_strings":["Cornell University, USA"],"affiliations":[{"raw_affiliation_string":"Cornell University, USA","institution_ids":["https://openalex.org/I205783295"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5013955474"],"corresponding_institution_ids":["https://openalex.org/I205783295"],"apc_list":null,"apc_paid":null,"fwci":1.8635,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.84171491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"719","last_page":"732"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8565000891685486},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6437669992446899},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.6374911069869995},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6092358231544495},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5281541347503662},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.48195788264274597},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4411674439907074},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3996388912200928},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3558175265789032},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3490123152732849},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3246060013771057},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3018280863761902},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1907406747341156},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.18471994996070862}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8565000891685486},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6437669992446899},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.6374911069869995},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6092358231544495},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5281541347503662},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.48195788264274597},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4411674439907074},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3996388912200928},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3558175265789032},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3490123152732849},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3246060013771057},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3018280863761902},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1907406747341156},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.18471994996070862},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3519939.3523455","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3519939.3523455","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W24139812","https://openalex.org/W1480909796","https://openalex.org/W1967686058","https://openalex.org/W1983394510","https://openalex.org/W2012114780","https://openalex.org/W2012471639","https://openalex.org/W2044590882","https://openalex.org/W2120000030","https://openalex.org/W2133088975","https://openalex.org/W2150073849","https://openalex.org/W2165904264","https://openalex.org/W2166029537","https://openalex.org/W2168113051","https://openalex.org/W2170585292","https://openalex.org/W2476747876","https://openalex.org/W2753285289","https://openalex.org/W2769860606","https://openalex.org/W2790396514","https://openalex.org/W2790678706","https://openalex.org/W2936567838","https://openalex.org/W2945816340","https://openalex.org/W2987907651","https://openalex.org/W2997740413","https://openalex.org/W2999599459","https://openalex.org/W3033189783","https://openalex.org/W3033414614","https://openalex.org/W3033664232","https://openalex.org/W3159033757","https://openalex.org/W3199976353","https://openalex.org/W4214633034"],"related_works":["https://openalex.org/W4241206086","https://openalex.org/W1984298705","https://openalex.org/W1964556228","https://openalex.org/W181593118","https://openalex.org/W4312497944","https://openalex.org/W1966826470","https://openalex.org/W2125503095","https://openalex.org/W2081132365","https://openalex.org/W2901661247","https://openalex.org/W2077870657"],"abstract_inverted_index":{"Processors":[0],"are":[1,25],"typically":[2],"designed":[3],"in":[4,33],"Register":[5],"Transfer":[6],"Level":[7],"(RTL)":[8],"languages,":[9],"which":[10],"give":[11],"designers":[12],"low-level":[13],"control":[14],"over":[15],"circuit":[16],"structure":[17],"and":[18],"timing.":[19],"To":[20],"achieve":[21],"good":[22],"performance,":[23],"processors":[24,42],"pipelined,":[26],"with":[27],"multiple":[28,61],"instructions":[29],"execut-":[30],"ing":[31],"concurrently":[32],"different":[34],"parts":[35],"of":[36,60],"the":[37,52],"circuit.":[38],"Thus":[39],"even":[40],"though":[41],"implement":[43],"a":[44],"fundamentally":[45],"sequential":[46],"specification":[47],"(the":[48],"instruction":[49],"set":[50],"architecture),":[51],"imple-":[53],"mentation":[54],"is":[55],"highly":[56],"concurrent.":[57],"The":[58],"interactions":[59],"instructions\u2014potentially":[62],"speculative\u2014can":[63],"cause":[64],"incorrect":[65],"behavior.":[66]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}