{"id":"https://openalex.org/W4224241520","doi":"https://doi.org/10.1145/3517808","title":"A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs","display_name":"A Cost-Effective Built-In Self-Test Mechanism for Post-Manufacturing TSV Defects in 3D ICs","publication_year":2022,"publication_date":"2022-04-20","ids":{"openalex":"https://openalex.org/W4224241520","doi":"https://doi.org/10.1145/3517808"},"language":"en","primary_location":{"id":"doi:10.1145/3517808","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3517808","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101885382","display_name":"Dilip Kumar Maity","orcid":null},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Dilip Kumar Maity","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India"],"raw_orcid":"https://orcid.org/0000-0003-3694-6861","affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102740051","display_name":"Surajit Kumar Roy","orcid":"https://orcid.org/0000-0003-3458-6874"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Surajit Kumar Roy","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033232210","display_name":"Chandan Giri","orcid":"https://orcid.org/0000-0003-3687-6242"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chandan Giri","raw_affiliation_strings":["Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science and Technology, Howrah, West Bengal, India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4616,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59765363,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"18","issue":"4","first_page":"1","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.7902038097381592},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7509280443191528},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6227506399154663},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.621581494808197},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5987308621406555},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5443730354309082},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5253124833106995},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4684227705001831},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4084090292453766},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3636230528354645},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.33627188205718994},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3345714211463928},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09335100650787354}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.7902038097381592},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7509280443191528},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6227506399154663},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.621581494808197},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5987308621406555},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5443730354309082},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5253124833106995},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4684227705001831},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4084090292453766},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3636230528354645},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.33627188205718994},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3345714211463928},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09335100650787354},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3517808","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3517808","pdf_url":null,"source":{"id":"https://openalex.org/S96198239","display_name":"ACM Journal on Emerging Technologies in Computing Systems","issn_l":"1550-4832","issn":["1550-4832","1550-4840"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Journal on Emerging Technologies in Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1597620877","https://openalex.org/W1971966678","https://openalex.org/W1985664729","https://openalex.org/W2001870828","https://openalex.org/W2002645608","https://openalex.org/W2013679798","https://openalex.org/W2026717319","https://openalex.org/W2035832241","https://openalex.org/W2062899780","https://openalex.org/W2067880091","https://openalex.org/W2068686881","https://openalex.org/W2070914725","https://openalex.org/W2072261845","https://openalex.org/W2072295327","https://openalex.org/W2075111830","https://openalex.org/W2095790208","https://openalex.org/W2100597370","https://openalex.org/W2102304175","https://openalex.org/W2107353844","https://openalex.org/W2123852118","https://openalex.org/W2131809629","https://openalex.org/W2149593163","https://openalex.org/W2150113875","https://openalex.org/W2151755625","https://openalex.org/W2156107436","https://openalex.org/W2159112907","https://openalex.org/W2296529627","https://openalex.org/W2524782376","https://openalex.org/W2539623632","https://openalex.org/W2542527983","https://openalex.org/W2563760349","https://openalex.org/W2603592157","https://openalex.org/W2766243146","https://openalex.org/W2899735313","https://openalex.org/W2974363709","https://openalex.org/W3082658896","https://openalex.org/W3134307978","https://openalex.org/W3172709289"],"related_works":["https://openalex.org/W4287963496","https://openalex.org/W2387129944","https://openalex.org/W2082942625","https://openalex.org/W1988801985","https://openalex.org/W2150113875","https://openalex.org/W4224241520","https://openalex.org/W2133550436","https://openalex.org/W2077522475","https://openalex.org/W2057024611","https://openalex.org/W1963973577"],"abstract_inverted_index":{"Three-Dimensional":[0],"Integrated":[1],"Circuit":[2],"(3D":[3],"IC)":[4],"based":[5],"on":[6],"Through-Silicon-Via":[7],"(TSV)":[8],"has":[9],"brought":[10],"a":[11,49,60,85],"drastic":[12],"change":[13],"in":[14],"IC":[15],"technology.":[16],"Since":[17],"TSVs":[18,58,73],"connect":[19],"different":[20],"layers":[21],"of":[22,37,59],"3D":[23,42,61],"stacks,":[24],"their":[25],"proper":[26],"functioning":[27],"is":[28,39,121],"an":[29,104],"essential":[30,40],"prerequisite":[31],"for":[32,41,97,119],"system":[33],"operation.":[34],"Therefore,":[35],"testing":[36,120],"TSV":[38],"IC.":[43,62],"In":[44],"this":[45],"article,":[46],"we":[47,83],"propose":[48],"cost-effective":[50],"Built-In":[51],"Self-Test":[52],"(BIST)":[53],"method":[54,65],"to":[55,89,106,144,155],"test":[56,64,76,92,139,157],"the":[57,91,111,134,138,148],"The":[63,115,129],"aims":[66],"at":[67],"identifying":[68],"single":[69],"and":[70,94,123],"multiple":[71],"defective":[72],"using":[74],"low":[75],"time":[77,93,116,140],"with":[78,110,125],"small":[79],"hardware":[80,95,113],"overhead.":[81],"Further,":[82],"introduce":[84],"BIST":[86,108,136],"partitioning":[87],"scheme":[88],"reduce":[90],"overhead":[96],"many":[98],"TSVs.":[99],"We":[100],"also":[101],"present":[102],"EBIST,":[103],"extended-BIST,":[105],"enhance":[107],"reliability":[109],"least":[112],"cost.":[114],"cycle":[117],"needed":[118],"calculated":[122],"compared":[124,143,154],"previously":[126],"proposed":[127,135],"methods.":[128],"simulation":[130],"result":[131],"shows":[132],"that":[133],"reduces":[137],"by":[141],"87%":[142],"prior":[145],"works.":[146],"Moreover,":[147],"approach":[149],"yields":[150],"reduced":[151],"area":[152],"as":[153],"existing":[156],"architecture.":[158]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}