{"id":"https://openalex.org/W4312121077","doi":"https://doi.org/10.1145/3508352.3549375","title":"How Good Is Your Verilog RTL Code?","display_name":"How Good Is Your Verilog RTL Code?","publication_year":2022,"publication_date":"2022-10-30","ids":{"openalex":"https://openalex.org/W4312121077","doi":"https://doi.org/10.1145/3508352.3549375"},"language":"en","primary_location":{"id":"doi:10.1145/3508352.3549375","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049565039","display_name":"Prianka Sengupta","orcid":"https://orcid.org/0000-0003-0532-9414"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Prianka Sengupta","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045346930","display_name":"Aakash Tyagi","orcid":"https://orcid.org/0000-0002-0199-687X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Aakash Tyagi","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058073627","display_name":"Yiran Chen","orcid":"https://orcid.org/0000-0002-1486-8412"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiran Chen","raw_affiliation_strings":["Duke University"],"affiliations":[{"raw_affiliation_string":"Duke University","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5049565039"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.5042,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.96745659,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8675888180732727},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8117663860321045},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7651801109313965},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6233009696006775},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5964597463607788},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5429354906082153},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5421577095985413},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5207574367523193},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.5154327154159546},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.5147238373756409},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4663865566253662},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4650875926017761},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41555464267730713},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.337334007024765},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.33318236470222473},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3058592975139618},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.29498395323753357},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.24897706508636475},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24076446890830994}],"concepts":[{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8675888180732727},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8117663860321045},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7651801109313965},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6233009696006775},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5964597463607788},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5429354906082153},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5421577095985413},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5207574367523193},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.5154327154159546},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.5147238373756409},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4663865566253662},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4650875926017761},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41555464267730713},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.337334007024765},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.33318236470222473},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3058592975139618},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.29498395323753357},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.24897706508636475},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24076446890830994},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3508352.3549375","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549375","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5730330121","display_name":null,"funder_award_id":"GRC-CADT 3103.001/3104.001","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G7173670773","display_name":null,"funder_award_id":"CCF-2106725","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W347636100","https://openalex.org/W641959581","https://openalex.org/W1983659826","https://openalex.org/W2143518405","https://openalex.org/W2155819203","https://openalex.org/W2295598076","https://openalex.org/W2954996726","https://openalex.org/W2979854933","https://openalex.org/W3013899498","https://openalex.org/W3036016037","https://openalex.org/W3115167365"],"related_works":["https://openalex.org/W2366672283","https://openalex.org/W2168113051","https://openalex.org/W4233828762","https://openalex.org/W2389932690","https://openalex.org/W2761297466","https://openalex.org/W2385740256","https://openalex.org/W2916312349","https://openalex.org/W2097236935","https://openalex.org/W4312121077","https://openalex.org/W2153401337"],"abstract_inverted_index":{"Hardware":[0],"Description":[1],"Language":[2],"(HDL)":[3],"is":[4,38,47,59,153],"a":[5,54,100],"common":[6],"entry":[7],"point":[8],"for":[9,56],"designing":[10],"digital":[11],"circuits.":[12],"Differences":[13],"in":[14,64,77,147],"HDL":[15,36,57],"coding":[16,37],"styles":[17],"and":[18,28,152,165],"design":[19,26,66,81,90,109],"choices":[20],"may":[21],"lead":[22],"to":[23,72,104,121],"considerably":[24],"different":[25,128],"quality":[27],"performance-power":[29,125],"tradeoff.":[30],"In":[31],"general,":[32],"the":[33,69,114,124],"impact":[34],"of":[35,80,130,143,149,156],"not":[39,61],"clear":[40],"until":[41],"logic":[42,163],"synthesis":[43,51,115,164],"or":[44],"even":[45],"layout":[46],"completed.":[48],"However,":[49],"running":[50,162],"merely":[52],"as":[53],"feedback":[55],"code":[58,70],"computationally":[60],"economical":[62],"especially":[63],"early":[65],"phases":[67],"when":[68],"needs":[71],"be":[73],"frequently":[74],"modified.":[75],"Furthermore,":[76],"late":[78],"stages":[79],"convergence":[82],"burdened":[83],"with":[84],"high-impact":[85],"engineering":[86],"change":[87],"orders":[88,155],"(ECO's),":[89],"iterations":[91],"become":[92],"prohibitively":[93],"expensive.":[94],"To":[95],"this":[96],"end,":[97],"we":[98],"propose":[99],"machine":[101],"learning":[102],"approach":[103],"Verilog-based":[105],"Register-Transfer":[106],"Level":[107],"(RTL)":[108],"assessment":[110],"without":[111],"going":[112],"through":[113],"process.":[116],"It":[117],"would":[118],"allow":[119],"designers":[120],"quickly":[122],"evaluate":[123],"tradeoff":[126],"among":[127],"options":[129],"RTL":[131],"designs.":[132],"Experimental":[133],"results":[134],"show":[135],"that":[136],"our":[137],"proposed":[138],"technique":[139],"achieves":[140],"an":[141],"average":[142],"95%":[144],"prediction":[145],"accuracy":[146],"terms":[148],"post-placement":[150],"analysis,":[151],"6":[154],"magnitude":[157],"faster":[158],"than":[159],"evaluation":[160],"by":[161],"placement.":[166]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-12T08:34:05.389933","created_date":"2025-10-10T00:00:00"}