{"id":"https://openalex.org/W4312121072","doi":"https://doi.org/10.1145/3508352.3549374","title":"Temporal Vectorization","display_name":"Temporal Vectorization","publication_year":2022,"publication_date":"2022-10-30","ids":{"openalex":"https://openalex.org/W4312121072","doi":"https://doi.org/10.1145/3508352.3549374"},"language":"en","primary_location":{"id":"doi:10.1145/3508352.3549374","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025595606","display_name":"Carl\u2010Johannes Johnsen","orcid":"https://orcid.org/0000-0002-4835-8891"},"institutions":[{"id":"https://openalex.org/I124055696","display_name":"University of Copenhagen","ror":"https://ror.org/035b05819","country_code":"DK","type":"education","lineage":["https://openalex.org/I124055696"]}],"countries":["DK"],"is_corresponding":true,"raw_author_name":"Carl-Johannes Johnsen","raw_affiliation_strings":["University of Copenhagen, Copenhagen, Denmark"],"affiliations":[{"raw_affiliation_string":"University of Copenhagen, Copenhagen, Denmark","institution_ids":["https://openalex.org/I124055696"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042851074","display_name":"Tiziano De Matteis","orcid":"https://orcid.org/0000-0002-9158-6849"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tiziano De Matteis","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002615744","display_name":"Tal Ben\u2010Nun","orcid":"https://orcid.org/0000-0002-3657-6568"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Tal Ben-Nun","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032367504","display_name":"Johannes de Fine Licht","orcid":"https://orcid.org/0000-0002-1500-7411"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Johannes de Fine Licht","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026990786","display_name":"Torsten Hoefler","orcid":"https://orcid.org/0000-0002-1333-9797"},"institutions":[{"id":"https://openalex.org/I35440088","display_name":"ETH Zurich","ror":"https://ror.org/05a28rw58","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I35440088"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Torsten Hoefler","raw_affiliation_strings":["ETH Zurich, Zurich, Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zurich, Zurich, Switzerland","institution_ids":["https://openalex.org/I35440088"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5025595606"],"corresponding_institution_ids":["https://openalex.org/I124055696"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16481294,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"9"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8187692165374756},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6529306769371033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6392993927001953},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6208481192588806},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6072215437889099},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5739813446998596},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5362132787704468},{"id":"https://openalex.org/keywords/vectorization","display_name":"Vectorization (mathematics)","score":0.44059503078460693},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.4197290241718292},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.41898709535598755},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.4170379936695099},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4056331515312195},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3763166666030884},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16453611850738525},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.15074312686920166},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10351583361625671}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8187692165374756},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6529306769371033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6392993927001953},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6208481192588806},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6072215437889099},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5739813446998596},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5362132787704468},{"id":"https://openalex.org/C41681595","wikidata":"https://www.wikidata.org/wiki/Q7917855","display_name":"Vectorization (mathematics)","level":2,"score":0.44059503078460693},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.4197290241718292},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.41898709535598755},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.4170379936695099},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4056331515312195},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3763166666030884},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16453611850738525},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.15074312686920166},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10351583361625671},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3508352.3549374","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549374","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/0bc53948-9b67-42f0-bd71-143bf4fd6d95","is_oa":false,"landing_page_url":"https://researchprofiles.ku.dk/da/publications/0bc53948-9b67-42f0-bd71-143bf4fd6d95","pdf_url":null,"source":{"id":"https://openalex.org/S4306401983","display_name":"Research at the University of Copenhagen (University of Copenhagen)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I124055696","host_organization_name":"University of Copenhagen","host_organization_lineage":["https://openalex.org/I124055696"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Johnsen , C J , De Matteis , T , Ben-Nun , T , De Fine Licht , J & Hoefler , T 2022 , Temporal vectorization : a compiler approach to automatic multi-pumping . in Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2022 . , 85 , Institute of Electrical and Electronics Engineers Inc. , pp. 1-9 , 41st IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2022 , San Diego , United States , 30/10/2022 . https://doi.org/10.1145/3508352.3549374","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Decent work and economic growth","id":"https://metadata.un.org/sdg/8","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1971487398","https://openalex.org/W2009398166","https://openalex.org/W2097537332","https://openalex.org/W2554943000","https://openalex.org/W2741543856","https://openalex.org/W2803374624","https://openalex.org/W2987684178","https://openalex.org/W3092611151","https://openalex.org/W3108085245","https://openalex.org/W3196201440","https://openalex.org/W4233035441"],"related_works":["https://openalex.org/W2979513934","https://openalex.org/W2351155539","https://openalex.org/W2002505081","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W1172579163","https://openalex.org/W1488300410","https://openalex.org/W2138790427","https://openalex.org/W3146558274","https://openalex.org/W4246454774"],"abstract_inverted_index":{"The":[0,107],"multi-pumping":[1,80],"resource":[2,145],"sharing":[3],"technique":[4],"can":[5,162],"overcome":[6],"the":[7,27,45,99,123,128,137],"limitations":[8],"commonly":[9],"found":[10],"in":[11,36],"single-clocked":[12],"FPGA":[13],"designs":[14],"by":[15,147],"allowing":[16],"hardware":[17],"components":[18,153],"to":[19,56,120,149],"operate":[20],"at":[21],"a":[22,76,82,86,142],"higher":[23],"clock":[24,59,138],"frequency":[25],"than":[26,105],"surrounding":[28],"system.":[29],"However,":[30],"this":[31,51,161],"optimization":[32,84,108,124],"cannot":[33],"be":[34],"expressed":[35],"high":[37],"levels":[38],"of":[39,47,88,144],"abstraction,":[40],"such":[41],"as":[42,81],"HLS,":[43],"requiring":[44],"use":[46],"hand-optimized":[48],"RTL.":[49],"In":[50],"paper":[52],"we":[53],"show":[54],"how":[55],"leverage":[57],"multiple":[58,92],"domains":[60],"for":[61,133],"computational":[62],"subdomains":[63],"on":[64,71,79,151,156],"reconfigurable":[65],"devices":[66],"through":[67],"data":[68,93],"movement":[69],"analysis":[70],"high-level":[72,118],"programs.":[73],"We":[74,140],"offer":[75],"novel":[77],"view":[78],"compiler":[83],"---":[85],"superclass":[87],"traditional":[89],"vectorization.":[90],"As":[91],"elements":[94],"are":[95,101],"fed":[96],"and":[97,154],"consumed,":[98],"computations":[100],"packed":[102],"temporally":[103],"rather":[104],"spatially.":[106],"is":[109],"applied":[110],"automatically":[111],"using":[112],"an":[113],"intermediate":[114],"representation":[115],"that":[116],"maps":[117],"code":[119],"HLS.":[121],"Internally,":[122],"injects":[125],"modules":[126],"into":[127],"generated":[129],"designs,":[130,160],"incorporating":[131],"RTL":[132],"finegrained":[134],"control":[135],"over":[136],"domains.":[139],"obtain":[141],"reduction":[143],"consumption":[146],"up":[148],"50%":[150],"critical":[152],"23%":[155],"average.":[157],"For":[158],"scalable":[159],"enable":[163],"further":[164],"parallelism,":[165],"increasing":[166],"overall":[167],"performance.":[168]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}