{"id":"https://openalex.org/W4312121111","doi":"https://doi.org/10.1145/3508352.3549354","title":"Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs","display_name":"Transitive Closure Graph-Based Warpage-Aware Floorplanning for Package Designs","publication_year":2022,"publication_date":"2022-10-30","ids":{"openalex":"https://openalex.org/W4312121111","doi":"https://doi.org/10.1145/3508352.3549354"},"language":"en","primary_location":{"id":"doi:10.1145/3508352.3549354","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549354","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067093726","display_name":"Yang Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Yang Hsu","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079940938","display_name":"Min-Hsuan Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Min-Hsuan Chung","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018371636","display_name":"Yao\u2010Wen Chang","orcid":"https://orcid.org/0000-0002-0564-5719"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yao-Wen Chang","raw_affiliation_strings":["National Taiwan University, Taipei, Taiwan"],"affiliations":[{"raw_affiliation_string":"National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090229172","display_name":"Ci-Hong Lin","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ci-Hong Lin","raw_affiliation_strings":["CoreTech System Co., Ltd., Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"CoreTech System Co., Ltd., Hsinchu, Taiwan","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5067093726"],"corresponding_institution_ids":["https://openalex.org/I16733864"],"apc_list":null,"apc_paid":null,"fwci":1.9313,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.87122974,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9648000001907349,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9648178815841675},{"id":"https://openalex.org/keywords/transitive-closure","display_name":"Transitive closure","score":0.8201078772544861},{"id":"https://openalex.org/keywords/simulated-annealing","display_name":"Simulated annealing","score":0.6276307702064514},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6008827090263367},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5900827050209045},{"id":"https://openalex.org/keywords/finite-element-method","display_name":"Finite element method","score":0.5075403451919556},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4771135151386261},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4475652277469635},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3473837971687317},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32366853952407837},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22771593928337097},{"id":"https://openalex.org/keywords/structural-engineering","display_name":"Structural engineering","score":0.1920684576034546},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.18763908743858337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17410972714424133},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.14115729928016663}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9648178815841675},{"id":"https://openalex.org/C128896722","wikidata":"https://www.wikidata.org/wiki/Q1501387","display_name":"Transitive closure","level":2,"score":0.8201078772544861},{"id":"https://openalex.org/C126980161","wikidata":"https://www.wikidata.org/wiki/Q863783","display_name":"Simulated annealing","level":2,"score":0.6276307702064514},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6008827090263367},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5900827050209045},{"id":"https://openalex.org/C135628077","wikidata":"https://www.wikidata.org/wiki/Q220184","display_name":"Finite element method","level":2,"score":0.5075403451919556},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4771135151386261},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4475652277469635},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3473837971687317},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32366853952407837},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22771593928337097},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.1920684576034546},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.18763908743858337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17410972714424133},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.14115729928016663},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3508352.3549354","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3508352.3549354","pdf_url":null,"source":{"id":"https://openalex.org/S4363608844","display_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[{"id":"https://openalex.org/G4555101381","display_name":null,"funder_award_id":"MoST 109-2224-E-002 -009","funder_id":"https://openalex.org/F4320322795","funder_display_name":"Ministry of Science and Technology, Taiwan"}],"funders":[{"id":"https://openalex.org/F4320322795","display_name":"Ministry of Science and Technology, Taiwan","ror":"https://ror.org/02kv4zf79"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2012241126","https://openalex.org/W2024060531","https://openalex.org/W2042191317","https://openalex.org/W2058459217","https://openalex.org/W2073521671","https://openalex.org/W2098113309","https://openalex.org/W2099184857","https://openalex.org/W2109826730","https://openalex.org/W2289106641","https://openalex.org/W2508458908","https://openalex.org/W2735326361","https://openalex.org/W2848797041","https://openalex.org/W2967365787","https://openalex.org/W2970498257","https://openalex.org/W3006035782","https://openalex.org/W3047793176","https://openalex.org/W3213350348","https://openalex.org/W4234288023","https://openalex.org/W4240909504","https://openalex.org/W4244637840","https://openalex.org/W6681402379"],"related_works":["https://openalex.org/W2507984306","https://openalex.org/W4256007160","https://openalex.org/W2094042791","https://openalex.org/W3153286430","https://openalex.org/W4205135025","https://openalex.org/W3015761757","https://openalex.org/W96081925","https://openalex.org/W2102616729","https://openalex.org/W1535529518","https://openalex.org/W2117901445"],"abstract_inverted_index":{"In":[0],"modern":[1],"heterogeneous":[2,78],"integration":[3],"technologies,":[4],"chips":[5,26],"with":[6,16],"different":[7,46],"processes":[8],"and":[9,20,52,129,163],"functionality":[10],"are":[11],"integrated":[12],"into":[13,27],"a":[14,28,64,89,139],"package":[15,29,91],"high":[17],"interconnection":[18],"density":[19],"large":[21],"I/O":[22],"counts.":[23],"Integrating":[24],"multiple":[25],"may":[30],"suffer":[31],"from":[32],"severe":[33],"warpage":[34,67,86,126,161],"problems":[35],"caused":[36],"by":[37,149],"the":[38,55,72,102,109,125,134,147,151,157],"mismatch":[39],"in":[40,54],"coefficients":[41],"of":[42,159],"thermal":[43],"expansion":[44],"between":[45],"manufacturing":[47],"materials,":[48],"leading":[49],"to":[50,62,123,144],"deformation":[51],"malfunction":[53],"manufactured":[56],"package.":[57],"The":[58],"industry":[59],"is":[60],"eager":[61],"find":[63],"solution":[65],"for":[66,77,88,99,120],"optimization.":[68],"This":[69],"paper":[70],"proposes":[71],"first":[73,81],"warpage-aware":[74],"floorplanning":[75,142],"algorithm":[76,143],"integration.":[79],"We":[80],"present":[82],"an":[83],"efficient":[84],"qualitative":[85],"model":[87,162],"multi-chip":[90],"structure":[92],"based":[93],"on":[94,108],"Suhir's":[95],"solution,":[96],"more":[97,127],"suitable":[98],"optimization":[100],"than":[101],"time-consuming":[103],"finite":[104],"element":[105],"analysis.":[106],"Based":[107],"transitive":[110],"closure":[111],"graph":[112],"floorplan":[113],"representation,":[114],"we":[115,137],"then":[116],"propose":[117],"three":[118],"perturbations":[119],"simulated":[121],"annealing":[122],"optimize":[124],"directly":[128],"can":[130],"thus":[131],"speed":[132],"up":[133],"process.":[135],"Finally,":[136],"develop":[138],"force-directed":[140],"detailed":[141],"further":[145],"refine":[146],"solutions":[148],"utilizing":[150],"dead":[152],"spaces.":[153],"Experimental":[154],"results":[155],"demonstrate":[156],"effectiveness":[158],"our":[160],"algorithm.":[164]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}