{"id":"https://openalex.org/W4223895138","doi":"https://doi.org/10.1145/3505170.3506726","title":"LEO: Line End Optimizer for Sub-7nm Technology Nodes","display_name":"LEO: Line End Optimizer for Sub-7nm Technology Nodes","publication_year":2022,"publication_date":"2022-04-13","ids":{"openalex":"https://openalex.org/W4223895138","doi":"https://doi.org/10.1145/3505170.3506726"},"language":"en","primary_location":{"id":"doi:10.1145/3505170.3506726","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3505170.3506726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046432008","display_name":"Diwesh Pandey","orcid":"https://orcid.org/0000-0002-3905-2014"},"institutions":[{"id":"https://openalex.org/I4210129961","display_name":"IBM (India)","ror":"https://ror.org/034ahpr11","country_code":"IN","type":"company","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210129961"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Diwesh Pandey","raw_affiliation_strings":["IBM Systems, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"IBM Systems, Bengaluru, India","institution_ids":["https://openalex.org/I4210129961"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004736948","display_name":"Gustavo T\u00e8llez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gustavo E. Tellez","raw_affiliation_strings":["IBM T.J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T.J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051811471","display_name":"James E. Leland","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091433","display_name":"Poughkeepsie Public Library District","ror":"https://ror.org/001vaag74","country_code":"US","type":"archive","lineage":["https://openalex.org/I4210091433"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Leland","raw_affiliation_strings":["IBM Systems, Poughkeepsie, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM Systems, Poughkeepsie, NY, USA","institution_ids":["https://openalex.org/I4210091433"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5046432008"],"corresponding_institution_ids":["https://openalex.org/I4210129961"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03089522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"117","last_page":"125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.8207708597183228},{"id":"https://openalex.org/keywords/extreme-ultraviolet-lithography","display_name":"Extreme ultraviolet lithography","score":0.788089394569397},{"id":"https://openalex.org/keywords/multiple-patterning","display_name":"Multiple patterning","score":0.7171875238418579},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6686533689498901},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6189306974411011},{"id":"https://openalex.org/keywords/plug-in","display_name":"Plug-in","score":0.550715446472168},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5491240620613098},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.497113972902298},{"id":"https://openalex.org/keywords/next-generation-lithography","display_name":"Next-generation lithography","score":0.47825518250465393},{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.4572772979736328},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4364238381385803},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4222659170627594},{"id":"https://openalex.org/keywords/photolithography","display_name":"Photolithography","score":0.4185093641281128},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.27834510803222656},{"id":"https://openalex.org/keywords/resist","display_name":"Resist","score":0.25743407011032104},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.252887487411499},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.24024641513824463},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.16994333267211914},{"id":"https://openalex.org/keywords/electron-beam-lithography","display_name":"Electron-beam lithography","score":0.15762680768966675},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.14292439818382263},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.10749518871307373},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1052217185497284},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.09783300757408142}],"concepts":[{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.8207708597183228},{"id":"https://openalex.org/C162996421","wikidata":"https://www.wikidata.org/wiki/Q371965","display_name":"Extreme ultraviolet lithography","level":2,"score":0.788089394569397},{"id":"https://openalex.org/C177409738","wikidata":"https://www.wikidata.org/wiki/Q1917460","display_name":"Multiple patterning","level":4,"score":0.7171875238418579},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6686533689498901},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6189306974411011},{"id":"https://openalex.org/C4924752","wikidata":"https://www.wikidata.org/wiki/Q184148","display_name":"Plug-in","level":2,"score":0.550715446472168},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5491240620613098},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.497113972902298},{"id":"https://openalex.org/C163581340","wikidata":"https://www.wikidata.org/wiki/Q1983848","display_name":"Next-generation lithography","level":5,"score":0.47825518250465393},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.4572772979736328},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4364238381385803},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4222659170627594},{"id":"https://openalex.org/C105487726","wikidata":"https://www.wikidata.org/wiki/Q622938","display_name":"Photolithography","level":2,"score":0.4185093641281128},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.27834510803222656},{"id":"https://openalex.org/C53524968","wikidata":"https://www.wikidata.org/wiki/Q7315582","display_name":"Resist","level":3,"score":0.25743407011032104},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.252887487411499},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.24024641513824463},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.16994333267211914},{"id":"https://openalex.org/C200274948","wikidata":"https://www.wikidata.org/wiki/Q256845","display_name":"Electron-beam lithography","level":4,"score":0.15762680768966675},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.14292439818382263},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.10749518871307373},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1052217185497284},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.09783300757408142},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3505170.3506726","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3505170.3506726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2003803236","https://openalex.org/W2016669084","https://openalex.org/W2069138423","https://openalex.org/W2107458461","https://openalex.org/W2126301723","https://openalex.org/W2142968870","https://openalex.org/W2169376433","https://openalex.org/W2798791865","https://openalex.org/W6646353702","https://openalex.org/W6736381209"],"related_works":["https://openalex.org/W2971086886","https://openalex.org/W2089259287","https://openalex.org/W2054486439","https://openalex.org/W2077244098","https://openalex.org/W2104684732","https://openalex.org/W2174426231","https://openalex.org/W1971760865","https://openalex.org/W2003971204","https://openalex.org/W2053625825","https://openalex.org/W4281555710"],"abstract_inverted_index":{"Sub-7nm":[0],"technology":[1],"nodes":[2],"have":[3,27],"introduced":[4],"new":[5],"challenges,":[6],"specifically":[7],"in":[8,44,103,122,135],"the":[9,32,45,55,76,104,136],"lower":[10],"metal":[11,79],"layers.":[12,36],"Extreme":[13],"Ultraviolet":[14],"Lithography":[15],"(EUV)":[16],"and":[17,49],"multi-patterning-based":[18],"lithography":[19,73,97],"such":[20],"as":[21],"Self-Aligned":[22],"Double":[23],"Patterning":[24],"(SADP)":[25],"solutions":[26,74],"become":[28],"key":[29],"choices":[30],"for":[31,39,75,95,127],"manufacturing":[33,77],"of":[34,71,78,110,138],"these":[35],"The":[37],"demand":[38],"microprocessors":[40],"has":[41],"increased":[42],"tremendously":[43],"last":[46],"few":[47,124],"years":[48],"this":[50],"imposes":[51],"another":[52],"challenge":[53],"to":[54,58],"chip":[56],"manufacturers":[57],"build":[59],"their":[60],"products":[61],"at":[62],"a":[63,69,86,111,123,139],"very":[64,128],"rapid":[65],"rate.":[66],"These":[67],"days":[68],"mix":[70],"different":[72],"layers":[80],"is":[81,133],"quite":[82],"common.":[83],"We":[84],"propose":[85],"first-of-its-kind":[87],"routing":[88],"plugin":[89,108],"which":[90,117],"solves":[91,118],"design":[92],"rule":[93],"violations":[94],"multiple":[96],"technologies":[98],"without":[99],"making":[100],"any":[101],"changes":[102],"existing":[105],"routers.":[106],"Our":[107,131],"consists":[109],"practical":[112],"line-end":[113,120],"optimization":[114],"(LEO)":[115],"algorithm,":[116],"most":[119],"problems":[121],"minutes,":[125],"even":[126],"large":[129],"designs.":[130],"solution":[132],"implemented":[134],"development":[137],"7nm,":[140],"industrial":[141],"microprocessor":[142],"design.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}