{"id":"https://openalex.org/W4210379803","doi":"https://doi.org/10.1145/3504005","title":"Low-power Near-data Instruction Execution Leveraging Opcode-based Timing Analysis","display_name":"Low-power Near-data Instruction Execution Leveraging Opcode-based Timing Analysis","publication_year":2022,"publication_date":"2022-01-31","ids":{"openalex":"https://openalex.org/W4210379803","doi":"https://doi.org/10.1145/3504005"},"language":"en","primary_location":{"id":"doi:10.1145/3504005","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3504005","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3504005","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3504005","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034999787","display_name":"Athanasios Tziouvaras","orcid":"https://orcid.org/0000-0003-0730-0076"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Tziouvaras Athanasios","raw_affiliation_strings":["University of Thessaly, Department of Computer Engineering, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Department of Computer Engineering, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitriou Georgios","raw_affiliation_strings":["University of Thessaly, Department of Computer Science, Lamia, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Department of Computer Science, Lamia, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113008166","display_name":"Stamoulis Georgios","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Stamoulis Georgios","raw_affiliation_strings":["University of Thessaly, Department of Computer Engineering, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"University of Thessaly, Department of Computer Engineering, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5034999787"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.1842,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45327958,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"19","issue":"2","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8772987127304077},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.7613897323608398},{"id":"https://openalex.org/keywords/opcode","display_name":"Opcode","score":0.7460318207740784},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6717965602874756},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.6404109597206116},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5634732246398926},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5028385519981384},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4821869432926178},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.47806480526924133},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4581294655799866},{"id":"https://openalex.org/keywords/branch-predictor","display_name":"Branch predictor","score":0.43054714798927307},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36699795722961426},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33424195647239685},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.3134474754333496},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11033260822296143},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.09721553325653076}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8772987127304077},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.7613897323608398},{"id":"https://openalex.org/C52173422","wikidata":"https://www.wikidata.org/wiki/Q766483","display_name":"Opcode","level":2,"score":0.7460318207740784},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6717965602874756},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.6404109597206116},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5634732246398926},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5028385519981384},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4821869432926178},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.47806480526924133},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4581294655799866},{"id":"https://openalex.org/C168522837","wikidata":"https://www.wikidata.org/wiki/Q679552","display_name":"Branch predictor","level":2,"score":0.43054714798927307},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36699795722961426},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33424195647239685},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.3134474754333496},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11033260822296143},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.09721553325653076},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3504005","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3504005","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3504005","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/70911","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/70911","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journalArticle"}],"best_oa_location":{"id":"doi:10.1145/3504005","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3504005","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3504005","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4210379803.pdf","grobid_xml":"https://content.openalex.org/works/W4210379803.grobid-xml"},"referenced_works_count":44,"referenced_works":["https://openalex.org/W1568754962","https://openalex.org/W1985884546","https://openalex.org/W1988869129","https://openalex.org/W2030633197","https://openalex.org/W2045431893","https://openalex.org/W2048466306","https://openalex.org/W2051192488","https://openalex.org/W2054095206","https://openalex.org/W2085054536","https://openalex.org/W2091903090","https://openalex.org/W2092324191","https://openalex.org/W2104677471","https://openalex.org/W2129779237","https://openalex.org/W2146410479","https://openalex.org/W2150478767","https://openalex.org/W2155072926","https://openalex.org/W2183341477","https://openalex.org/W2220643768","https://openalex.org/W2290773042","https://openalex.org/W2335240678","https://openalex.org/W2507722844","https://openalex.org/W2508529796","https://openalex.org/W2545376626","https://openalex.org/W2763018317","https://openalex.org/W2774154187","https://openalex.org/W2796645376","https://openalex.org/W2897706246","https://openalex.org/W2920866063","https://openalex.org/W2930134008","https://openalex.org/W2946325430","https://openalex.org/W2951732054","https://openalex.org/W2963566954","https://openalex.org/W2999907514","https://openalex.org/W3004856113","https://openalex.org/W3005783121","https://openalex.org/W3030530392","https://openalex.org/W3042963200","https://openalex.org/W3109405281","https://openalex.org/W3127930667","https://openalex.org/W3134892532","https://openalex.org/W3158275024","https://openalex.org/W3178435800","https://openalex.org/W3206625296","https://openalex.org/W3211168157"],"related_works":["https://openalex.org/W4364295250","https://openalex.org/W2510306697","https://openalex.org/W4312333632","https://openalex.org/W2077233079","https://openalex.org/W1991670063","https://openalex.org/W4242565052","https://openalex.org/W1518251951","https://openalex.org/W2029402845","https://openalex.org/W2999907514","https://openalex.org/W4210379803"],"abstract_inverted_index":{"Traditional":[0],"processor":[1],"architectures":[2],"utilize":[3],"an":[4,170,181],"external":[5],"DRAM":[6,102,172],"for":[7],"data":[8,29],"storage,":[9],"while":[10],"they":[11,39],"also":[12],"operate":[13,114],"under":[14],"worst-case":[15,122],"timing":[16,45,65,130,136],"constraints.":[17],"Such":[18],"designs":[19],"are":[20,40],"heavily":[21],"constrained":[22],"by":[23],"the":[24,28,32,36,44,70,75,80,97,101,106,111,121,135,145,150,156,160,175],"delay":[25],"costs":[26],"of":[27,42,47,74,82,138,185],"transfer":[30],"between":[31],"core":[33,76],"pipeline":[34,49,112],"and":[35,38,78,90,141],"DRAM,":[37],"incapable":[41],"exploiting":[43],"variations":[46],"their":[48],"stages.":[50],"In":[51],"this":[52,125],"work,":[53],"we":[54,127,142],"focus":[55],"on":[56,163],"a":[57,63,87,129,188,196],"near-data":[58,88],"processing":[59,89],"methodology":[60,93,162],"combined":[61],"with":[62,187],"novel":[64],"analysis":[66,131],"technique":[67],"that":[68,153],"enables":[69],"adaptive":[71],"frequency":[72],"scaling":[73],"clock":[77,117,146],"boosts":[79],"performance":[81],"low-power":[83],"designs.":[84],"We":[85,158],"propose":[86],"better-than-worst-case":[91],"co-design":[92],"to":[94,100,109,113,120,149,173,195],"efficiently":[95],"move":[96],"instruction":[98],"execution":[99],"side":[103],"and,":[104],"at":[105,115],"same":[107],"time,":[108],"allow":[110],"higher":[116],"frequencies":[118],"compared":[119,194],"approach.":[123],"To":[124],"end,":[126],"develop":[128],"technique,":[132],"which":[133],"evaluates":[134],"requirements":[137],"individual":[139],"instructions":[140,151],"dynamically":[143],"scale":[144],"frequency,":[147],"according":[148],"types":[152],"currently":[154],"occupy":[155],"pipeline.":[157],"evaluate":[159],"proposed":[161],"six":[164],"different":[165],"RISC-V":[166,198],"post-layout":[167],"implementations":[168],"using":[169],"HMC":[171],"enable":[174],"processing-in-memory":[176],"(PIM)":[177],"process.":[178],"Results":[179],"indicate":[180],"average":[182],"speedup":[183],"factor":[184],"1.96\u00d7":[186],"1.6\u00d7":[189],"reduction":[190],"in":[191],"energy":[192],"consumption":[193],"standard":[197],"PIM":[199],"baseline":[200],"implementation.":[201]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}