{"id":"https://openalex.org/W4212802712","doi":"https://doi.org/10.1145/3503823.3503881","title":"Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits","display_name":"Statistical Estimation of Leakage Power Bounds in CMOS VLSI Circuits","publication_year":2021,"publication_date":"2021-11-26","ids":{"openalex":"https://openalex.org/W4212802712","doi":"https://doi.org/10.1145/3503823.3503881"},"language":"en","primary_location":{"id":"doi:10.1145/3503823.3503881","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3503823.3503881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Pan-Hellenic Conference on Informatics","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067223025","display_name":"Dimitrios Bountas","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dimitrios Bountas","raw_affiliation_strings":["Mentor Graphics, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics, France","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["University of Thessaly, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000207285","display_name":"George Dimitriou","orcid":null},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Dimitriou","raw_affiliation_strings":["University of Thessaly, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5036684452","display_name":"Antonios N. Dadaliaris","orcid":"https://orcid.org/0000-0003-0777-6867"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Antonios Dadaliaris","raw_affiliation_strings":["University of Thessaly, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066445455","display_name":"George Floros","orcid":"https://orcid.org/0000-0002-2867-9604"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Floros","raw_affiliation_strings":["University of Thessaly, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["University of Thessaly, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Thessaly, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.17697639,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"312","last_page":"317"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.8471908569335938},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7062042951583862},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.671252965927124},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6396905183792114},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6288769245147705},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5868040323257446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5761563777923584},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4822579026222229},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2983037233352661},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2185022532939911},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.183672696352005},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09524086117744446}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.8471908569335938},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7062042951583862},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.671252965927124},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6396905183792114},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6288769245147705},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5868040323257446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5761563777923584},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4822579026222229},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2983037233352661},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2185022532939911},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.183672696352005},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09524086117744446},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3503823.3503881","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3503823.3503881","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"25th Pan-Hellenic Conference on Informatics","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/71985","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/71985","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM International Conference Proceeding Series","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1969919140","https://openalex.org/W1981042136","https://openalex.org/W2083626899","https://openalex.org/W2104208957","https://openalex.org/W2118372864","https://openalex.org/W2134767109","https://openalex.org/W2135159456","https://openalex.org/W2148908238","https://openalex.org/W2149396421","https://openalex.org/W2165523058","https://openalex.org/W2313882406","https://openalex.org/W2316752369"],"related_works":["https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2358708508","https://openalex.org/W2900067469","https://openalex.org/W2130342263","https://openalex.org/W2125510023","https://openalex.org/W2036232133","https://openalex.org/W2968511773","https://openalex.org/W4253544444","https://openalex.org/W2128559064"],"abstract_inverted_index":{"A":[0],"statistical":[1],"approach":[2,26],"for":[3],"the":[4,30,49],"estimation":[5],"of":[6,32,63],"maximum":[7],"and":[8,39],"minimum":[9],"leakage":[10],"power":[11],"in":[12,22,48,83],"CMOS":[13],"Very":[14],"Large":[15],"Scale":[16],"Integration":[17],"(VLSI)":[18],"circuits":[19,55],"is":[20,27],"proposed":[21],"this":[23],"paper.":[24],"The":[25],"based":[28],"on":[29,65],"discipline":[31],"statistics":[33],"known":[34],"as":[35],"extreme":[36],"value":[37],"theory,":[38],"incorporates":[40],"some":[41],"important":[42],"recent":[43],"developments":[44],"that":[45,57],"have":[46],"appeared":[47],"literature.":[50],"Experiments":[51],"upon":[52],"standard":[53],"benchmark":[54],"show":[56],"estimates":[58],"with":[59],"a":[60,68],"relative":[61],"error":[62],"5%":[64],"average":[66],"(at":[67],"99.99%":[69],"confidence":[70],"level)":[71],"can":[72],"be":[73],"easily":[74],"attained":[75],"using":[76],"no":[77],"more":[78],"than":[79],"3000":[80],"input":[81],"vectors":[82],"all":[84],"occasions.":[85]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2022-02-24T00:00:00"}