{"id":"https://openalex.org/W4229451071","doi":"https://doi.org/10.1145/3503465","title":"FPGA Architecture Exploration for DNN Acceleration","display_name":"FPGA Architecture Exploration for DNN Acceleration","publication_year":2022,"publication_date":"2022-05-10","ids":{"openalex":"https://openalex.org/W4229451071","doi":"https://doi.org/10.1145/3503465"},"language":"en","primary_location":{"id":"doi:10.1145/3503465","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3503465","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008588979","display_name":"Esther Roorda","orcid":"https://orcid.org/0000-0002-1905-9577"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Esther Roorda","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":"https://orcid.org/0000-0002-1905-9577","affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047461191","display_name":"S A Rasoulinezhad","orcid":"https://orcid.org/0000-0002-7366-8533"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Seyedramin Rasoulinezhad","raw_affiliation_strings":["University of Sydney, Sydney, Australia, NSW"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Sydney, Sydney, Australia, NSW","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5107994859","display_name":"Philip H. W. Leong","orcid":"https://orcid.org/0000-0002-3923-3499"},"institutions":[{"id":"https://openalex.org/I129604602","display_name":"The University of Sydney","ror":"https://ror.org/0384j8v12","country_code":"AU","type":"education","lineage":["https://openalex.org/I129604602"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Philip H. W. Leong","raw_affiliation_strings":["University of Sydney, Sydney, Australia, NSW"],"raw_orcid":"https://orcid.org/0000-0002-3923-3499","affiliations":[{"raw_affiliation_string":"University of Sydney, Sydney, Australia, NSW","institution_ids":["https://openalex.org/I129604602"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013246362","display_name":"Steven J. E. Wilton","orcid":"https://orcid.org/0000-0002-1241-6690"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Steven J. E. Wilton","raw_affiliation_strings":["University of British Columbia, Vancouver, British Columbia, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of British Columbia, Vancouver, British Columbia, Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8835,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.71350837,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"15","issue":"3","first_page":"1","last_page":"37"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.8764054775238037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8340071439743042},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.794846773147583},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6773035526275635},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.56270432472229},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.538327693939209},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5185749530792236},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4895411431789398},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.47504544258117676},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.4621847867965698},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.43018150329589844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27918705344200134}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.8764054775238037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8340071439743042},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.794846773147583},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6773035526275635},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.56270432472229},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.538327693939209},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5185749530792236},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4895411431789398},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.47504544258117676},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.4621847867965698},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.43018150329589844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27918705344200134},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3503465","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3503465","pdf_url":null,"source":{"id":"https://openalex.org/S112809824","display_name":"ACM Transactions on Reconfigurable Technology and Systems","issn_l":"1936-7406","issn":["1936-7406","1936-7414"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Reconfigurable Technology and Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W2006810049","https://openalex.org/W2007959382","https://openalex.org/W2023428606","https://openalex.org/W2048582679","https://openalex.org/W2094756095","https://openalex.org/W2102503881","https://openalex.org/W2106448546","https://openalex.org/W2127099598","https://openalex.org/W2137381762","https://openalex.org/W2151193658","https://openalex.org/W2164373994","https://openalex.org/W2294282016","https://openalex.org/W2402979134","https://openalex.org/W2433451779","https://openalex.org/W2466675884","https://openalex.org/W2513568085","https://openalex.org/W2520083297","https://openalex.org/W2523838129","https://openalex.org/W2612076670","https://openalex.org/W2792503273","https://openalex.org/W2899915146","https://openalex.org/W2903735800","https://openalex.org/W2916778556","https://openalex.org/W2933438941","https://openalex.org/W2949275038","https://openalex.org/W2951479717","https://openalex.org/W2963673357","https://openalex.org/W2979439447","https://openalex.org/W2983964638","https://openalex.org/W3008125474","https://openalex.org/W3008730548","https://openalex.org/W3031264475","https://openalex.org/W3033033241","https://openalex.org/W3033506121","https://openalex.org/W3046638030","https://openalex.org/W3101457918","https://openalex.org/W3112948415","https://openalex.org/W3163275603","https://openalex.org/W4242577057","https://openalex.org/W4243634256","https://openalex.org/W4244024631","https://openalex.org/W4249932213","https://openalex.org/W4400526806"],"related_works":["https://openalex.org/W4231704780","https://openalex.org/W2083794993","https://openalex.org/W352609212","https://openalex.org/W1511772879","https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W2542684176","https://openalex.org/W2772067181","https://openalex.org/W2184011203","https://openalex.org/W4378881819"],"abstract_inverted_index":{"Recent":[0],"years":[1],"have":[2,21],"seen":[3],"an":[4,70],"explosion":[5],"of":[6,58,95,109,152,170],"machine":[7,31,153],"learning":[8,32,154],"applications":[9],"implemented":[10],"on":[11],"Field-Programmable":[12],"Gate":[13],"Arrays":[14],"(FPGAs)":[15],".":[16],"FPGA":[17,83,171],"vendors":[18],"and":[19,44,141],"researchers":[20],"responded":[22],"by":[23,68],"updating":[24],"their":[25],"fabrics":[26],"to":[27,55,148,194],"more":[28,167],"efficiently":[29],"implement":[30],"accelerators,":[33],"including":[34],"innovations":[35],"such":[36],"as":[37],"enhanced":[38],"Digital":[39],"Signal":[40],"Processing":[41],"(DSP)":[42],"blocks":[43],"hardened":[45],"systolic":[46],"arrays.":[47],"Evaluating":[48],"architectural":[49,111,144],"proposals":[50,112],"is":[51],"difficult,":[52],"however,":[53],"due":[54],"the":[56,96,114,129,150,157],"lack":[57,151],"publicly":[59],"available":[60],"benchmark":[61,72,155,176,189],"circuits.":[62],"This":[63],"paper":[64],"addresses":[65],"this":[66,180],"problem":[67],"presenting":[69],"open-source":[71],"circuit":[73],"generator":[74],"that":[75,92,137,161],"creates":[76],"realistic":[77,188],"DNN-oriented":[78],"circuits":[79,91,100,125,190],"for":[80,106,116,134,165],"use":[81],"in":[82],"architecture":[84,135,158],"studies.":[85],"Unlike":[86],"previous":[87],"generators,":[88],"which":[89,185],"create":[90],"are":[93,126],"agnostic":[94],"underlying":[97],"FPGA,":[98],"our":[99],"explicitly":[101],"instantiate":[102],"embedded":[103],"blocks,":[104],"allowing":[105,133],"meaningful":[107],"comparison":[108],"recent":[110],"without":[113],"need":[115],"a":[117,166],"complete":[118],"inference":[119],"computer-aided":[120],"design":[121],"(CAD)":[122],"flow.":[123],"Our":[124],"compatible":[127],"with":[128],"VTR":[130],"CAD":[131],"suite,":[132],"studies":[136,184],"investigate":[138],"routing":[139],"congestion":[140],"other":[142],"low-level":[143],"implications.":[145],"In":[146],"addition":[147],"addressing":[149],"circuits,":[156],"exploration":[159],"flow":[160],"we":[162],"propose":[163],"allows":[164],"comprehensive":[168],"evaluation":[169],"architectures":[172],"than":[173],"traditional":[174],"static":[175],"suites.":[177],"We":[178],"demonstrate":[179],"through":[181],"three":[182],"case":[183],"illustrate":[186],"how":[187],"can":[191],"be":[192],"generated":[193],"target":[195],"different":[196],"heterogeneous":[197],"FPGAs.":[198]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}