{"id":"https://openalex.org/W4210570899","doi":"https://doi.org/10.1145/3501768","title":"Memory-Aware Functional IR for Higher-Level Synthesis of Accelerators","display_name":"Memory-Aware Functional IR for Higher-Level Synthesis of Accelerators","publication_year":2022,"publication_date":"2022-01-31","ids":{"openalex":"https://openalex.org/W4210570899","doi":"https://doi.org/10.1145/3501768"},"language":"en","primary_location":{"id":"doi:10.1145/3501768","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3501768","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3501768","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3501768","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047154846","display_name":"Christof Schlaak","orcid":"https://orcid.org/0000-0002-3835-4774"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Christof Schlaak","raw_affiliation_strings":["University of Edinburgh, United Kingdom"],"raw_orcid":"https://orcid.org/0000-0002-3835-4774","affiliations":[{"raw_affiliation_string":"University of Edinburgh, United Kingdom","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003112703","display_name":"Tzung-Han Juang","orcid":"https://orcid.org/0000-0003-1629-8617"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Tzung-Han Juang","raw_affiliation_strings":["McGill University, Canada"],"raw_orcid":"https://orcid.org/0000-0003-1629-8617","affiliations":[{"raw_affiliation_string":"McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050229154","display_name":"Christophe Dubach","orcid":"https://orcid.org/0000-0003-4811-2469"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Christophe Dubach","raw_affiliation_strings":["McGill University, Canada"],"raw_orcid":"https://orcid.org/0000-0003-4811-2469","affiliations":[{"raw_affiliation_string":"McGill University, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6516,"has_fulltext":true,"cited_by_count":8,"citation_normalized_percentile":{"value":0.62200309,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"19","issue":"2","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.886306881904602},{"id":"https://openalex.org/keywords/stencil","display_name":"Stencil","score":0.707206666469574},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6519783139228821},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5571378469467163},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5461713671684265},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5453110337257385},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5345216393470764},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4312204122543335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42100009322166443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3432682156562805},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3205103278160095},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3143150210380554},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.09888327121734619}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.886306881904602},{"id":"https://openalex.org/C76752949","wikidata":"https://www.wikidata.org/wiki/Q7607499","display_name":"Stencil","level":2,"score":0.707206666469574},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6519783139228821},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5571378469467163},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5461713671684265},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5453110337257385},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5345216393470764},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4312204122543335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42100009322166443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3432682156562805},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3205103278160095},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3143150210380554},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.09888327121734619},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3501768","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3501768","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3501768","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/9f9605a1-a665-4801-832d-545a99250d33","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/9f9605a1-a665-4801-832d-545a99250d33","pdf_url":"https://www.research.ed.ac.uk/files/278063428/Memory_Aware_Functional_SCHLAAK_DOA01112021_VOR_CC_BY.pdf","source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Schlaak, C, Juang, T-H & Dubach, C 2022, 'Memory-Aware Functional IR for Higher-Level Synthesis of Accelerators', ACM Transactions on Architecture and Code Optimization, vol. 19, no. 2, 16. https://doi.org/10.1145/3501768","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1145/3501768","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3501768","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3501768","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3525686075","display_name":null,"funder_award_id":"RGPIN-2020","funder_id":"https://openalex.org/F4320334593","funder_display_name":"Natural Sciences and Engineering Research Council of Canada"}],"funders":[{"id":"https://openalex.org/F4320308943","display_name":"Microsoft Research","ror":"https://ror.org/00d0nc645"},{"id":"https://openalex.org/F4320309949","display_name":"Canadian Institute for Advanced Research","ror":"https://ror.org/01sdtdd95"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4210570899.pdf","grobid_xml":"https://content.openalex.org/works/W4210570899.grobid-xml"},"referenced_works_count":36,"referenced_works":["https://openalex.org/W37085840","https://openalex.org/W1578462120","https://openalex.org/W1595601404","https://openalex.org/W1983394510","https://openalex.org/W1997978901","https://openalex.org/W2018055497","https://openalex.org/W2024381286","https://openalex.org/W2049600101","https://openalex.org/W2106962797","https://openalex.org/W2143315168","https://openalex.org/W2143609451","https://openalex.org/W2170675383","https://openalex.org/W2189608902","https://openalex.org/W2263852834","https://openalex.org/W2343695530","https://openalex.org/W2523475814","https://openalex.org/W2536441617","https://openalex.org/W2544002786","https://openalex.org/W2585062307","https://openalex.org/W2644985445","https://openalex.org/W2798482398","https://openalex.org/W2867345499","https://openalex.org/W2899644485","https://openalex.org/W2899691047","https://openalex.org/W2906737788","https://openalex.org/W2944745903","https://openalex.org/W2954600699","https://openalex.org/W2963114857","https://openalex.org/W2995522819","https://openalex.org/W3006236305","https://openalex.org/W3011239338","https://openalex.org/W3033144124","https://openalex.org/W3033414614","https://openalex.org/W3033664232","https://openalex.org/W4206115163","https://openalex.org/W4242577057"],"related_works":["https://openalex.org/W3004362061","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W1569349362","https://openalex.org/W4297665406","https://openalex.org/W2749962643","https://openalex.org/W2390807153","https://openalex.org/W1492116303"],"abstract_inverted_index":{"Specialized":[0],"accelerators":[1],"deliver":[2],"orders":[3],"of":[4,7,16,23,32,97,127,142,178],"a":[5,66,79,86,147],"magnitude":[6],"higher":[8],"performance":[9],"than":[10],"general-purpose":[11],"processors.":[12],"The":[13,125],"ever-changing":[14],"nature":[15],"modern":[17,47],"workloads":[18],"is":[19,119,130],"pushing":[20],"the":[21,30,116,139,176,179,191],"adoption":[22],"Field":[24],"Programmable":[25],"Gate":[26],"Arrays":[27],"(FPGAs)":[28],"as":[29,104],"substrate":[31],"choice.":[33],"However,":[34],"FPGAs":[35],"are":[36,75,167,194],"hard":[37],"to":[38,64,181],"program":[39],"directly":[40],"using":[41],"Hardware":[42,158],"Description":[43,159],"Languages":[44],"(HDLs).":[45],"Even":[46],"high-level":[48,148],"HDLs,":[49],"e.g.,":[50],"Spatial":[51],"and":[52,99,136,201],"Chisel,":[53],"still":[54],"require":[55],"hardware":[56,88,184],"expertise.":[57],"This":[58,91,186],"article":[59,187],"adopts":[60],"functional":[61,80],"programming":[62,69],"concepts":[63],"provide":[65],"hardware-agnostic":[67,203],"higher-level":[68],"abstraction.":[70],"During":[71],"synthesis,":[72],"these":[73,151],"abstractions":[74],"mechanically":[76],"lowered":[77],"into":[78],"Intermediate":[81],"Representation":[82],"(IR)":[83],"that":[84,190],"defines":[85],"specific":[87],"design":[89,165],"point.":[90],"novel":[92],"IR":[93,117,180],"expresses":[94],"different":[95,183],"forms":[96],"parallelism":[98],"standard":[100],"memory":[101],"features":[102,114],"such":[103,113],"asynchronous":[105],"off-chip":[106],"memories":[107],"or":[108],"synchronous":[109],"on-chip":[110],"buffers.":[111],"Exposing":[112],"at":[115],"level":[118],"essential":[120],"for":[121,150],"achieving":[122],"high":[123],"performance.":[124],"viability":[126],"this":[128],"approach":[129],"demonstrated":[131],"on":[132,169],"two":[133],"stencil":[134],"computations":[135],"by":[137],"exploring":[138],"optimization":[140],"space":[141],"matrix-matrix":[143],"multiplication.":[144],"Starting":[145],"from":[146],"representation":[149],"algorithms,":[152],"our":[153],"compiler":[154],"produces":[155],"low-level":[156],"VHSIC":[157],"Language":[160],"(VHDL)":[161],"code":[162],"automatically.":[163],"Several":[164],"points":[166],"evaluated":[168],"an":[170],"Intel":[171],"Arria":[172],"10":[173],"FPGA,":[174],"demonstrating":[175],"ability":[177],"exploit":[182],"features.":[185],"also":[188],"shows":[189],"designs":[192],"produced":[193],"competitive":[195],"with":[196],"highly":[197],"tuned":[198],"OpenCL":[199,204],"implementations":[200],"outperform":[202],"code.":[205]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-07-06T08:01:05.025921","created_date":"2025-10-10T00:00:00"}