{"id":"https://openalex.org/W4206600350","doi":"https://doi.org/10.1145/3501409.3501420","title":"Clock gating circuit design based on data-driven improvements","display_name":"Clock gating circuit design based on data-driven improvements","publication_year":2021,"publication_date":"2021-10-22","ids":{"openalex":"https://openalex.org/W4206600350","doi":"https://doi.org/10.1145/3501409.3501420"},"language":"en","primary_location":{"id":"doi:10.1145/3501409.3501420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3501409.3501420","pdf_url":null,"source":{"id":"https://openalex.org/S4363608789","display_name":"Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010966075","display_name":"Chen Zhao","orcid":"https://orcid.org/0000-0003-1275-649X"},"institutions":[{"id":"https://openalex.org/I3133134087","display_name":"Lanzhou Jiaotong University","ror":"https://ror.org/03144pv92","country_code":"CN","type":"education","lineage":["https://openalex.org/I3133134087"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Zhao","raw_affiliation_strings":["School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China","institution_ids":["https://openalex.org/I3133134087"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013918214","display_name":"Yongshun Wang","orcid":"https://orcid.org/0000-0002-6643-1845"},"institutions":[{"id":"https://openalex.org/I3133134087","display_name":"Lanzhou Jiaotong University","ror":"https://ror.org/03144pv92","country_code":"CN","type":"education","lineage":["https://openalex.org/I3133134087"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yongshun Wang","raw_affiliation_strings":["School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of electronic and information engineering, Lanzhou Jiaotong University, Lanzhou, Gansu, China","institution_ids":["https://openalex.org/I3133134087"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I3133134087"],"apc_list":null,"apc_paid":null,"fwci":0.3138,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47429907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"54","last_page":"58"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9605000019073486,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9605000019073486,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9397000074386597,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/modelsim","display_name":"ModelSim","score":0.8240870237350464},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7997527122497559},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.659799337387085},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.617236852645874},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5506573915481567},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5359476804733276},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5144231915473938},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5048409104347229},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4693250060081482},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44612282514572144},{"id":"https://openalex.org/keywords/gating","display_name":"Gating","score":0.41874682903289795},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3745102882385254},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.3322632312774658},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.2724941372871399},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2672753930091858},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22518140077590942},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21077361702919006},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16840824484825134},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.1647966504096985},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15328532457351685},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.11466586589813232},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09226018190383911}],"concepts":[{"id":"https://openalex.org/C2778571676","wikidata":"https://www.wikidata.org/wiki/Q3317826","display_name":"ModelSim","level":4,"score":0.8240870237350464},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7997527122497559},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.659799337387085},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.617236852645874},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5506573915481567},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5359476804733276},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5144231915473938},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5048409104347229},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4693250060081482},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44612282514572144},{"id":"https://openalex.org/C194544171","wikidata":"https://www.wikidata.org/wiki/Q21105679","display_name":"Gating","level":2,"score":0.41874682903289795},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3745102882385254},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.3322632312774658},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.2724941372871399},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2672753930091858},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22518140077590942},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21077361702919006},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16840824484825134},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.1647966504096985},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15328532457351685},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.11466586589813232},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09226018190383911},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C42407357","wikidata":"https://www.wikidata.org/wiki/Q521","display_name":"Physiology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3501409.3501420","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3501409.3501420","pdf_url":null,"source":{"id":"https://openalex.org/S4363608789","display_name":"Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 5th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1982784844","https://openalex.org/W4377043424"],"related_works":["https://openalex.org/W2546524276","https://openalex.org/W4226239708","https://openalex.org/W2152979262","https://openalex.org/W2474747038","https://openalex.org/W3127845477","https://openalex.org/W2005728592","https://openalex.org/W4386968318","https://openalex.org/W4239594101","https://openalex.org/W2949418755","https://openalex.org/W2188969944"],"abstract_inverted_index":{"In":[0],"order":[1],"to":[2,48,60],"decrease":[3],"large":[4],"the":[5,11,35,39,62,88,93,104],"dynamic":[6,89],"power":[7,90],"consumption":[8,91],"produced":[9],"by":[10,98],"invalid":[12],"flip-flop":[13,40,52],"in":[14,31,38],"integrated":[15],"circuits,":[16],"a":[17],"new":[18,105],"clock":[19,28,106],"gating":[20,29,107],"circuit":[21,71,78,94,108],"has":[22],"been":[23],"designed":[24,70],"based":[25,74],"on":[26,75,79],"data-driven":[27],"technology":[30],"this":[32],"paper.":[33],"Firstly,":[34],"XOR":[36],"gate":[37,47],"module":[41,57],"is":[42,109],"replaced":[43],"with":[44],"and":[45,50,66],"or":[46],"control":[49],"reduce":[51],"activities.":[53],"A":[54],"data":[55],"holding":[56],"was":[58,72],"added":[59],"maintain":[61],"correctness":[63],"of":[64,92],"timing":[65],"prevent":[67],"burrs.":[68],"The":[69,83],"simulated":[73],"ISCAS89":[76],"benchmark":[77],"ModelSim":[80],"experiment":[81],"platform.":[82],"simulation":[84],"results":[85],"indicates":[86],"that":[87,103],"can":[95],"be":[96],"reduced":[97],"more":[99],"than":[100],"20%,":[101],"showing":[102]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}