{"id":"https://openalex.org/W4210355106","doi":"https://doi.org/10.1145/3497623.3497681","title":"A POWER MANAGEMENT CIRCUIT COMPATIBLE with Ti SmartReflex and Xilinx Ultrascale+ MPSoC DUAL VOLTAGE MECHANISM","display_name":"A POWER MANAGEMENT CIRCUIT COMPATIBLE with Ti SmartReflex and Xilinx Ultrascale+ MPSoC DUAL VOLTAGE MECHANISM","publication_year":2021,"publication_date":"2021-10-15","ids":{"openalex":"https://openalex.org/W4210355106","doi":"https://doi.org/10.1145/3497623.3497681"},"language":"en","primary_location":{"id":"doi:10.1145/3497623.3497681","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3497623.3497681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 10th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048886581","display_name":"Chenyun Li","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenyun Li","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101460335","display_name":"Xuwen Li","orcid":"https://orcid.org/0000-0002-3510-5908"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuwen Li","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026991298","display_name":"Changjiang Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Changjiang Tang","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100694044","display_name":"Qiang Wu","orcid":"https://orcid.org/0000-0003-0655-0479"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Wu","raw_affiliation_strings":["Beijing University of Technology, China"],"affiliations":[{"raw_affiliation_string":"Beijing University of Technology, China","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5048886581"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.2747,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.57332771,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"357","last_page":"362"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.7164000272750854,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12941","display_name":"Embedded Systems and FPGA Design","score":0.7164000272750854,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7316119074821472},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6420207023620605},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.6056879162788391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5833848714828491},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5660403370857239},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5599145293235779},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4887583255767822},{"id":"https://openalex.org/keywords/switched-mode-power-supply","display_name":"Switched-mode power supply","score":0.46525177359580994},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4576628804206848},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.42660805583000183},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.41654446721076965},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3375133275985718},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29648277163505554},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26270586252212524},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25529468059539795}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7316119074821472},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6420207023620605},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.6056879162788391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5833848714828491},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5660403370857239},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5599145293235779},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4887583255767822},{"id":"https://openalex.org/C151799858","wikidata":"https://www.wikidata.org/wiki/Q587008","display_name":"Switched-mode power supply","level":3,"score":0.46525177359580994},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4576628804206848},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.42660805583000183},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.41654446721076965},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3375133275985718},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29648277163505554},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26270586252212524},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25529468059539795},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3497623.3497681","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3497623.3497681","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 10th International Conference on Computing and Pattern Recognition","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8899999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W2100119427","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W4387782849","https://openalex.org/W2137671689","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219","https://openalex.org/W2157008728"],"abstract_inverted_index":{"Since":[0],"the":[1,6,11,16,25,36,50,53,63,77,88,91,119,129],"semiconductor":[2],"technology":[3],"has":[4,18],"entered":[5],"age":[7],"of":[8,15,27,45,52,66,71,79,93,106,121],"90":[9],"nm,":[10],"static":[12,68],"power":[13,28,39,42,69,84,98,107,123,130],"consumption":[14,40,70,124],"chip":[17],"increased":[19],"rapidly.":[20],"For":[21],"edge":[22],"computing":[23],"devices,":[24],"waste":[26],"can":[29,117],"not":[30],"be":[31],"ignored.":[32],"This":[33],"paper":[34],"uses":[35],"relationship":[37],"between":[38],"and":[41,47,56,73,81,95,102,112,115,125],"supply":[43,85,99,108],"voltage":[44,86,100],"FPGA":[46,72,80,94,114],"DSP,":[48],"analyzes":[49],"characteristics":[51],"traditional":[54],"scheme,":[55],"designs":[57],"a":[58],"hardware":[59],"circuit":[60],"according":[61],"to":[62,76],"different":[64],"mechanisms":[65],"reducing":[67],"DSP":[74,82,96,116],"According":[75],"design":[78],"core":[83],"compatibility,":[87],"system":[89],"realizes":[90,103],"requirement":[92],"for":[97],"amplitude":[101],"dynamic":[104],"control":[105],"voltage.":[109],"After":[110],"verification":[111],"comparison,":[113],"realize":[118],"adjustment":[120],"performance":[122],"stable":[126],"operation":[127],"under":[128],"system.":[131]},"counts_by_year":[{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}