{"id":"https://openalex.org/W4206436066","doi":"https://doi.org/10.1145/3494536","title":"Software Hint-Driven Data Management for Hybrid Memory in Mobile Systems","display_name":"Software Hint-Driven Data Management for Hybrid Memory in Mobile Systems","publication_year":2022,"publication_date":"2022-01-14","ids":{"openalex":"https://openalex.org/W4206436066","doi":"https://doi.org/10.1145/3494536"},"language":"en","primary_location":{"id":"doi:10.1145/3494536","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3494536","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045341750","display_name":"Fei Wen","orcid":"https://orcid.org/0000-0002-8789-8495"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fei Wen","raw_affiliation_strings":["Texas A&M University Electrical & Computer Engineering, College Station, TX"],"raw_orcid":"https://orcid.org/0000-0002-8789-8495","affiliations":[{"raw_affiliation_string":"Texas A&M University Electrical & Computer Engineering, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031409712","display_name":"Mian Qin","orcid":"https://orcid.org/0000-0003-1753-3914"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mian Qin","raw_affiliation_strings":["Texas A&M University Electrical & Computer Engineering, College Station, TX"],"raw_orcid":"https://orcid.org/0000-0003-1753-3914","affiliations":[{"raw_affiliation_string":"Texas A&M University Electrical & Computer Engineering, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082578661","display_name":"Paul V. Gratz","orcid":"https://orcid.org/0000-0001-7120-7189"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paul Gratz","raw_affiliation_strings":["Texas A&M University Electrical & Computer Engineering, College Station, TX"],"raw_orcid":"https://orcid.org/0000-0001-7120-7189","affiliations":[{"raw_affiliation_string":"Texas A&M University Electrical & Computer Engineering, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089364674","display_name":"Narasimha Reddy","orcid":"https://orcid.org/0000-0003-4625-8819"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Narasimha Reddy","raw_affiliation_strings":["Texas A&M University Electrical & Computer Engineering, College Station, TX"],"raw_orcid":"https://orcid.org/0000-0003-4625-8819","affiliations":[{"raw_affiliation_string":"Texas A&M University Electrical & Computer Engineering, College Station, TX","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":2.6107,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.89457424,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"21","issue":"1","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8651639223098755},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.5278316140174866},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.526918351650238},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5204846262931824},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5138752460479736},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.4849381744861603},{"id":"https://openalex.org/keywords/data-access","display_name":"Data access","score":0.43601760268211365},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.43209874629974365},{"id":"https://openalex.org/keywords/programmer","display_name":"Programmer","score":0.41044679284095764},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3925471603870392},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.3902858793735504},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3591861128807068},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34282976388931274},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.30084648728370667},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.11160480976104736}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8651639223098755},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.5278316140174866},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.526918351650238},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5204846262931824},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5138752460479736},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.4849381744861603},{"id":"https://openalex.org/C47487241","wikidata":"https://www.wikidata.org/wiki/Q5227230","display_name":"Data access","level":2,"score":0.43601760268211365},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.43209874629974365},{"id":"https://openalex.org/C2778514511","wikidata":"https://www.wikidata.org/wiki/Q1374194","display_name":"Programmer","level":2,"score":0.41044679284095764},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3925471603870392},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.3902858793735504},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3591861128807068},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34282976388931274},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.30084648728370667},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.11160480976104736},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3494536","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3494536","pdf_url":null,"source":{"id":"https://openalex.org/S136160450","display_name":"ACM Transactions on Embedded Computing Systems","issn_l":"1539-9087","issn":["1539-9087","1558-3465"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Embedded Computing Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1987201308","https://openalex.org/W1992520391","https://openalex.org/W1993924043","https://openalex.org/W1994717635","https://openalex.org/W2013626513","https://openalex.org/W2048588974","https://openalex.org/W2064111805","https://openalex.org/W2080100638","https://openalex.org/W2088822162","https://openalex.org/W2102449048","https://openalex.org/W2134345525","https://openalex.org/W2147539449","https://openalex.org/W2147657366","https://openalex.org/W2149055332","https://openalex.org/W2152933730","https://openalex.org/W2156126318","https://openalex.org/W2156858199","https://openalex.org/W2169865228","https://openalex.org/W2213297816","https://openalex.org/W2324320295","https://openalex.org/W2340522713","https://openalex.org/W2487018225","https://openalex.org/W2611027062","https://openalex.org/W2619024801","https://openalex.org/W2763836248","https://openalex.org/W2767400638","https://openalex.org/W2934584470","https://openalex.org/W3091205277","https://openalex.org/W4231653287","https://openalex.org/W4249836985"],"related_works":["https://openalex.org/W4238754064","https://openalex.org/W4242495027","https://openalex.org/W2354036839","https://openalex.org/W2564569739","https://openalex.org/W3048967625","https://openalex.org/W2155373950","https://openalex.org/W1975444747","https://openalex.org/W4248614727","https://openalex.org/W2885040162","https://openalex.org/W2296275612"],"abstract_inverted_index":{"Hybrid":[0],"memory":[1,7,18,69,76,140,182,206,211,227,304],"systems,":[2],"comprised":[3],"of":[4,20,67,90,113,138,164,277,308],"emerging":[5,25],"non-volatile":[6],"(NVM)":[8],"and":[9,34,45,56,196,283],"DRAM,":[10],"have":[11,37],"been":[12],"proposed":[13],"to":[14,62,93,133,143,217,224,254,301,310],"address":[15],"the":[16,87,94,104,111,144,160,169,189,209,215,230,236,240,261,265,302,311,318,321],"growing":[17],"demand":[19],"current":[21],"mobile":[22],"applications.":[23],"Recently":[24],"NVM":[26,51,312,322],"technologies,":[27],"such":[28],"as":[29,60],"phase-change":[30],"memories":[31,91],"(PCM),":[32],"memristor,":[33],"3D":[35],"XPoint,":[36],"higher":[38],"capacity":[39],"density,":[40],"minimal":[41],"static":[42],"power":[43],"consumption":[44,293],"lower":[46],"cost":[47,112],"per":[48],"GB.":[49],"However,":[50],"has":[52],"longer":[53],"access":[54,97,191],"latency":[55,116],"limited":[57,145],"write":[58],"endurance":[59],"opposed":[61],"DRAM.":[63],"The":[64,306],"different":[65],"characteristics":[66],"distinct":[68],"classes":[70],"render":[71],"a":[72,134,154,174,180,204,225,275,296],"new":[73],"challenge":[74],"for":[75,208],"system":[77,100,263],"design.":[78],"Ideally,":[79],"pages":[80],"should":[81],"be":[82,252],"placed":[83],"or":[84],"migrated":[85],"between":[86],"two":[88],"types":[89],"according":[92],"data":[95,170,198,221,241,246],"objects\u2019":[96],"properties.":[98],"Prior":[99],"software":[101,115],"approaches":[102,123,167],"exploit":[103],"program":[105],"information":[106],"from":[107,280],"OS":[108],"but":[109],"at":[110,243],"high":[114],"incurred":[117],"by":[118,193,315],"related":[119],"kernel":[120],"processes.":[121],"Hardware":[122],"can":[124,187],"avoid":[125],"these":[126],"latencies,":[127],"however,":[128],"hardware\u2019s":[129],"vision":[130],"is":[131,313],"constrained":[132],"short":[135],"time":[136,162],"window":[137],"recent":[139],"requests,":[141],"due":[142],"on-chip":[146],"resources.":[147],"In":[148,272],"this":[149],"work,":[150],"we":[151,178,202],"propose":[152],"OpenMem:":[153],"hardware-software":[155],"cooperative":[156],"approach":[157],"that":[158,186,213,288],"combines":[159],"execution":[161],"advantages":[163],"pure":[165],"hardware":[166],"with":[168,248,268,294],"object":[171,232],"properties":[172,250],"in":[173],"global":[175],"scope.":[176],"First,":[177],"built":[179,203],"hardware-based":[181],"manager":[183,207],"unit":[184],"(HMMU)":[185],"learn":[188],"short-term":[190],"patterns":[192],"online":[194],"profiling,":[195],"execute":[197],"migration":[199],"efficiently.":[200],"Then,":[201],"heap":[205],"heterogeneous":[210],"systems":[212],"allows":[214],"programmer":[216],"directly":[218],"customize":[219],"each":[220],"object\u2019s":[222],"allocation":[223,244],"favorable":[226],"device":[228,323],"within":[229],"presumed":[231],"life":[233],"cycle.":[234],"With":[235],"programmer\u2019s":[237],"hints":[238],"guiding":[239],"placement":[242],"time,":[245],"objects":[247],"similar":[249],"will":[251],"congregated":[253],"reduce":[255],"unnecessary":[256],"page":[257],"migrations.":[258],"We":[259],"implemented":[260],"whole":[262],"on":[264],"FPGA":[266],"board":[267],"embedded":[269],"ARM":[270],"processors.":[271],"testing":[273],"under":[274],"set":[276],"benchmark":[278],"applications":[279],"SPEC":[281],"2017":[282],"PARSEC,":[284],"experimental":[285],"results":[286],"show":[287],"OpenMem":[289],"reduces":[290],"44.6%":[291],"energy":[292],"only":[295],"16%":[297],"performance":[298],"degradation":[299],"compared":[300],"all-DRAM":[303],"system.":[305],"amount":[307],"writes":[309],"reduced":[314],"14%":[316],"versus":[317],"HMMU-only,":[319],"extending":[320],"lifetime.":[324]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":1}],"updated_date":"2026-05-21T06:26:12.895304","created_date":"2025-10-10T00:00:00"}