{"id":"https://openalex.org/W4211122771","doi":"https://doi.org/10.1145/3490422.3502371","title":"How to Shrink My FPGAs \u2014 Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics","display_name":"How to Shrink My FPGAs \u2014 Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics","publication_year":2022,"publication_date":"2022-02-11","ids":{"openalex":"https://openalex.org/W4211122771","doi":"https://doi.org/10.1145/3490422.3502371"},"language":"en","primary_location":{"id":"doi:10.1145/3490422.3502371","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3490422.3502371","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3490422.3502371","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3490422.3502371","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081072939","display_name":"King Lok Chung","orcid":"https://orcid.org/0000-0002-7917-2803"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"King Lok Chung","raw_affiliation_strings":["University of Manchester, Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068422348","display_name":"Nguyen Cong Dao","orcid":"https://orcid.org/0000-0003-2775-9503"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nguyen Dao","raw_affiliation_strings":["University of Manchester, Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088934264","display_name":"Jing Yu","orcid":"https://orcid.org/0000-0001-8792-7201"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Jing Yu","raw_affiliation_strings":["University of Manchester, Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064000482","display_name":"Dirk Koch","orcid":"https://orcid.org/0000-0002-2568-4432"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Dirk Koch","raw_affiliation_strings":["University of Manchester, Manchester, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":0.618,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.63819798,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"23"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8070605993270874},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7425395250320435},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6339740753173828},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.572847843170166},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5704617500305176},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5272508859634399},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4594998359680176},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3848780393600464},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35682016611099243},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.14462506771087646}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8070605993270874},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7425395250320435},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6339740753173828},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.572847843170166},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5704617500305176},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5272508859634399},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4594998359680176},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3848780393600464},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35682016611099243},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.14462506771087646},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/3490422.3502371","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3490422.3502371","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3490422.3502371","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire/75914ece-aac9-4327-b765-94e5c2c88a0a","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/75914ece-aac9-4327-b765-94e5c2c88a0a","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Chung, K L, Dao, N, Yu, J & Koch, D 2022, How to shrink my FPGAs : Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics. in M Adler & P Ienne (eds), FPGA '22 : Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. Association for Computing Machinery, New York, NY, pp. 13-23, The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 27/02/22. https://doi.org/10.1145/3490422.3502371","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/d8bd8417-a4e5-4335-b4b2-2b78c623fdb6","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/d8bd8417-a4e5-4335-b4b2-2b78c623fdb6","pdf_url":"https://pure.manchester.ac.uk/ws/files/207833524/FPGA_2020_FABulous_optimizations_1_.pdf","source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chung, K L, Dao, N, Yu, J & Koch, D 2021, 'How to Shrink My FPGAs : Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics', pp. 1-11.","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/75914ece-aac9-4327-b765-94e5c2c88a0a","is_oa":true,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/how-to-shrink-my-fpgas(75914ece-aac9-4327-b765-94e5c2c88a0a).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Chung, K L, Dao, N, Yu, J & Koch, D 2022, How to shrink my FPGAs : Optimizing Tile Interfaces and the Configuration Logic in FABulous FPGA Fabrics. in M Adler & P Ienne (eds), FPGA '22 : Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. Association for Computing Machinery, New York, NY, pp. 13-23, The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 27/02/22. https://doi.org/10.1145/3490422.3502371","raw_type":"info:eu-repo/semantics/bookPart"},{"id":"pmh:oai:pure.atira.dk:publications/d8bd8417-a4e5-4335-b4b2-2b78c623fdb6","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/how-to-shrink-my-fpgas(d8bd8417-a4e5-4335-b4b2-2b78c623fdb6).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"doi:10.1145/3490422.3502371","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3490422.3502371","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3490422.3502371","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[{"id":"https://openalex.org/G403601292","display_name":null,"funder_award_id":"EP/R024642/2","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G5977211707","display_name":"Functional Oxide Reconfigurable Technologies (FORTE): A Programme Grant","funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G6097759542","display_name":null,"funder_award_id":"EP/R024642/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G7461648756","display_name":null,"funder_award_id":"EP/R024642","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320324004","display_name":"Forskningsr\u00e5det om H\u00e4lsa, Arbetsliv och V\u00e4lf\u00e4rd","ror":"https://ror.org/02d290r06"},{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4211122771.pdf","grobid_xml":"https://content.openalex.org/works/W4211122771.grobid-xml"},"referenced_works_count":14,"referenced_works":["https://openalex.org/W600520643","https://openalex.org/W1523051745","https://openalex.org/W2030765577","https://openalex.org/W2309268518","https://openalex.org/W2537959404","https://openalex.org/W2604877941","https://openalex.org/W2957361546","https://openalex.org/W3007361144","https://openalex.org/W3027559990","https://openalex.org/W3033033241","https://openalex.org/W3129912126","https://openalex.org/W3160646870","https://openalex.org/W4236815763","https://openalex.org/W4248003330"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2096938998"],"abstract_inverted_index":{"Commercial":[0],"FPGAs":[1],"from":[2],"major":[3],"vendors":[4],"are":[5,80],"extensively":[6],"optimized,":[7],"and":[8,19,32,48,62,91,122,133],"fabrics":[9],"use":[10],"many":[11],"hand-crafted":[12],"custom":[13],"cells,":[14],"including":[15],"switch":[16],"matrix":[17],"multiplexers":[18],"configuration":[20,50,60],"memory":[21],"cells.":[22],"The":[23],"physical":[24,43],"design":[25],"optimizations":[26,79,118],"commonly":[27],"improve":[28,92],"area,":[29],"latency":[30,93],"(=speed),":[31],"power":[33],"consumption":[34],"together.":[35],"This":[36,55],"paper":[37,56],"is":[38],"dedicated":[39],"to":[40,58,65],"improving":[41],"the":[42,49,71,95,108,113,131],"implementation":[44],"of":[45],"FPGA":[46,73],"tiles":[47,121],"storage":[51],"in":[52,89,103,144],"SRAM":[53],"FPGAs.":[54],"proposes":[57],"remap":[59],"bits":[61],"interface":[63],"wires":[64],"implement":[66],"tightly":[67],"packed":[68],"tiles.":[69,135],"Using":[70],"FABulous":[72],"framework,":[74],"we":[75,123,137],"show":[76,139],"that":[77,127,140],"our":[78,101],"virtually":[81],"for":[82],"free":[83],"but":[84],"can":[85],"save":[86],"over":[87],"20%":[88],"area":[90],"at":[94],"same":[96],"time.":[97],"We":[98],"will":[99,138],"evaluate":[100],"approach":[102],"different":[104],"scenarios":[105],"by":[106],"changing":[107],"available":[109],"metal":[110],"layers":[111],"or":[112],"requested":[114],"channel":[115],"capacity.":[116],"Our":[117],"consider":[119],"all":[120,146],"propose":[124],"a":[125],"flow":[126],"resolves":[128],"dependencies":[129],"between":[130],"CLBs":[132],"other":[134],"Moreover,":[136],"frame-based":[141],"reconfiguration":[142],"is,":[143],"almost":[145],"cases,":[147],"better":[148],"than":[149],"shift":[150],"register":[151],"configuration.":[152]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-02T09:51:11.867554","created_date":"2025-10-10T00:00:00"}