{"id":"https://openalex.org/W4293261783","doi":"https://doi.org/10.1145/3489517.3530601","title":"GATSPI","display_name":"GATSPI","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293261783","doi":"https://doi.org/10.1145/3489517.3530601"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530601","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530601","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530601","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530601","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059148667","display_name":"Yanqing Zhang","orcid":"https://orcid.org/0000-0002-7074-7957"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yanqing Zhang","raw_affiliation_strings":["NVIDIA Corporation"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029928585","display_name":"Haoxing Ren","orcid":"https://orcid.org/0000-0003-1028-3860"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Haoxing Ren","raw_affiliation_strings":["NVIDIA Corporation"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004766125","display_name":"Akshay Sridharan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akshay Sridharan","raw_affiliation_strings":["NVIDIA Corporation"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010156116","display_name":"Brucek Khailany","orcid":"https://orcid.org/0000-0002-7584-3489"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brucek Khailany","raw_affiliation_strings":["NVIDIA Corporation"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corporation","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5059148667"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":5.1558,"has_fulltext":true,"cited_by_count":16,"citation_normalized_percentile":{"value":0.97376781,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1231","last_page":"1236"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8536666631698608},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7804805040359497},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.6329508423805237},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5486359596252441},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.47402316331863403},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.4695264399051666},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.44864895939826965},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.4204922318458557},{"id":"https://openalex.org/keywords/general-purpose-computing-on-graphics-processing-units","display_name":"General-purpose computing on graphics processing units","score":0.4179297387599945},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3454970121383667},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33766257762908936},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3337898850440979},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12320202589035034},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10951158404350281},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.08304658532142639}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8536666631698608},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7804805040359497},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.6329508423805237},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5486359596252441},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.47402316331863403},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.4695264399051666},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.44864895939826965},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.4204922318458557},{"id":"https://openalex.org/C50630238","wikidata":"https://www.wikidata.org/wiki/Q971505","display_name":"General-purpose computing on graphics processing units","level":3,"score":0.4179297387599945},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3454970121383667},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33766257762908936},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3337898850440979},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12320202589035034},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10951158404350281},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.08304658532142639},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530601","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530601","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530601","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3489517.3530601","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530601","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530601","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4293261783.pdf","grobid_xml":"https://content.openalex.org/works/W4293261783.grobid-xml"},"referenced_works_count":11,"referenced_works":["https://openalex.org/W2059896017","https://openalex.org/W2095266728","https://openalex.org/W2102591716","https://openalex.org/W2277653173","https://openalex.org/W2945592068","https://openalex.org/W2970971581","https://openalex.org/W3092027164","https://openalex.org/W3092265192","https://openalex.org/W3094343833","https://openalex.org/W3114046495","https://openalex.org/W4200231758"],"related_works":["https://openalex.org/W3179800311","https://openalex.org/W1912958759","https://openalex.org/W1585350690","https://openalex.org/W2794923745","https://openalex.org/W1850429294","https://openalex.org/W3159529979","https://openalex.org/W2923029190","https://openalex.org/W2545696998","https://openalex.org/W2998169068","https://openalex.org/W2163075520"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,111],"present":[4],"GATSPI,":[5],"a":[6,51,59,65,71,77,115,119,124,132,136],"novel":[7],"GPU":[8],"accelerated":[9],"logic":[10],"gate":[11],"simulator":[12,68],"that":[13],"enables":[14],"ultra-fast":[15],"power":[16,121],"estimation":[17],"for":[18,35],"industry-sized":[19],"ASIC":[20],"designs":[21],"with":[22,31,123],"millions":[23],"of":[24,37,46,79],"gates.":[25],"GATSPI":[26,75,113],"is":[27],"written":[28],"in":[29,114,127],"PyTorch":[30],"custom":[32],"CUDA":[33],"kernels":[34],"ease":[36],"coding":[38],"and":[39,54,91,101],"maintainability.":[40],"It":[41],"achieves":[42],"simulation":[43],"kernel":[44],"speedup":[45,126],"up":[47,55],"to":[48,56,64,81,131],"1668X":[49],"on":[50,58,70],"single-GPU":[52],"system":[53,61],"7412X":[57],"multiple-GPU":[60],"when":[62],"compared":[63,130],"commercial":[66,137],"gate-level":[67,108],"running":[69],"single":[72],"CPU":[73],"core.":[74],"supports":[76],"range":[78],"simple":[80],"complex":[82],"cell":[83,89],"types":[84],"from":[85,106],"an":[86],"industry":[87],"standard":[88],"library":[90],"SDF":[92],"conditional":[93],"delay":[94],"statements":[95],"without":[96],"requiring":[97],"prior":[98],"calibration":[99],"runs":[100],"produces":[102],"industry-standard":[103],"SAIF":[104],"files":[105],"delay-aware":[107],"simulation.":[109],"Finally,":[110],"deploy":[112],"glitch-optimization":[116],"flow,":[117],"achieving":[118],"1.4%":[120],"saving":[122],"449X":[125],"turnaround":[128],"time":[129],"similar":[133],"flow":[134],"using":[135],"simulator.":[138]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2022-08-27T00:00:00"}