{"id":"https://openalex.org/W4293023090","doi":"https://doi.org/10.1145/3489517.3530570","title":"Architecting DDR5 DRAM caches for non-volatile memory systems","display_name":"Architecting DDR5 DRAM caches for non-volatile memory systems","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293023090","doi":"https://doi.org/10.1145/3489517.3530570"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530570","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530570","pdf_url":null,"source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100393243","display_name":"Xin Xin","orcid":"https://orcid.org/0000-0002-0965-5930"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xin Xin","raw_affiliation_strings":["University of Pittsburgh"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Pittsburgh","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102276122","display_name":"Wanyi Zhu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210095624","display_name":"Alibaba Group (United States)","ror":"https://ror.org/00rn0m335","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095624","https://openalex.org/I45928872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wanyi Zhu","raw_affiliation_strings":["Alibaba Group"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alibaba Group","institution_ids":["https://openalex.org/I4210095624"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032277491","display_name":"Zhao Li","orcid":"https://orcid.org/0000-0002-5056-0351"},"institutions":[{"id":"https://openalex.org/I4210095624","display_name":"Alibaba Group (United States)","ror":"https://ror.org/00rn0m335","country_code":"US","type":"company","lineage":["https://openalex.org/I4210095624","https://openalex.org/I45928872"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Li Zhao","raw_affiliation_strings":["Alibaba Group"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Alibaba Group","institution_ids":["https://openalex.org/I4210095624"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1057","last_page":"1062"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9080959558486938},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7438021898269653},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6459962129592896},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6388489007949829},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5945521593093872},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5433285236358643},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5377360582351685},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40182143449783325},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.32412028312683105},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2822829484939575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23529091477394104},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2156035304069519},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.05920088291168213}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9080959558486938},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7438021898269653},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6459962129592896},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6388489007949829},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5945521593093872},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5433285236358643},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5377360582351685},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40182143449783325},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.32412028312683105},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2822829484939575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23529091477394104},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2156035304069519},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.05920088291168213}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530570","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530570","pdf_url":null,"source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1995287338","https://openalex.org/W2082982763","https://openalex.org/W2095867783","https://openalex.org/W2129513794","https://openalex.org/W2795040033","https://openalex.org/W2795148882","https://openalex.org/W2953461437","https://openalex.org/W2980564817","https://openalex.org/W3031030956","https://openalex.org/W3103991664","https://openalex.org/W3137509183","https://openalex.org/W3145091624","https://openalex.org/W6783875652"],"related_works":["https://openalex.org/W2102800454","https://openalex.org/W2771609513","https://openalex.org/W4319431435","https://openalex.org/W2133552687","https://openalex.org/W2883338591","https://openalex.org/W3113336200","https://openalex.org/W1520257495","https://openalex.org/W2128462109","https://openalex.org/W4242355438","https://openalex.org/W1575002289"],"abstract_inverted_index":{"With":[0],"the":[1,20,26],"release":[2],"of":[3,19,22,32],"Intel's":[4],"Optane":[5,33],"DIMM,":[6],"Non-Volatile":[7],"Memories":[8],"(NVMs)":[9],"are":[10],"emerging":[11],"as":[12,48],"viable":[13],"alternatives":[14],"to":[15,44],"DRAM":[16,47],"memories":[17],"because":[18],"advantage":[21],"higher":[23,27],"capacity.":[24],"However,":[25],"latency":[28],"and":[29,61],"lower":[30],"bandwidth":[31],"prevent":[34],"it":[35],"from":[36],"outright":[37],"replacing":[38],"DRAM.":[39],"A":[40],"prevailing":[41],"strategy":[42],"is":[43],"employ":[45],"existing":[46],"a":[49],"data":[50],"cache":[51],"for":[52],"Optane,":[53],"thereby":[54],"achieving":[55],"overall":[56],"benefit":[57],"in":[58],"capacity,":[59],"bandwidth,":[60],"latency.":[62]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}