{"id":"https://openalex.org/W4293023445","doi":"https://doi.org/10.1145/3489517.3530568","title":"Multi-electrostatic FPGA placement considering SLICEL-SLICEM heterogeneity and clock feasibility","display_name":"Multi-electrostatic FPGA placement considering SLICEL-SLICEM heterogeneity and clock feasibility","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293023445","doi":"https://doi.org/10.1145/3489517.3530568"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042195167","display_name":"Jing Mai","orcid":"https://orcid.org/0000-0002-3787-1534"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Mai","raw_affiliation_strings":["Peking University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070518956","display_name":"Yibai Meng","orcid":"https://orcid.org/0000-0002-5483-8066"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibai Meng","raw_affiliation_strings":["Peking University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000972803","display_name":"Zhixiong Di","orcid":"https://orcid.org/0000-0001-7323-5052"},"institutions":[{"id":"https://openalex.org/I4800084","display_name":"Southwest Jiaotong University","ror":"https://ror.org/00hn7w693","country_code":"CN","type":"education","lineage":["https://openalex.org/I4800084"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhixiong Di","raw_affiliation_strings":["Southwest Jiaotong University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Southwest Jiaotong University","institution_ids":["https://openalex.org/I4800084"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["Peking University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Peking University","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.3691,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.97232558,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"649","last_page":"654"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8498270511627197},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7282452583312988},{"id":"https://openalex.org/keywords/logic-block","display_name":"Logic block","score":0.5842440724372864},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5753042101860046},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5392725467681885},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.5253345966339111},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4493914544582367},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.43653619289398193},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4262896478176117},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.41897454857826233},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38861283659935},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3606570363044739},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.1832517683506012},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.1523193120956421},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.14766710996627808},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10532981157302856},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.09249579906463623},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06663453578948975}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8498270511627197},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7282452583312988},{"id":"https://openalex.org/C2778325283","wikidata":"https://www.wikidata.org/wiki/Q1125244","display_name":"Logic block","level":3,"score":0.5842440724372864},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5753042101860046},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5392725467681885},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.5253345966339111},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4493914544582367},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.43653619289398193},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4262896478176117},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.41897454857826233},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38861283659935},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3606570363044739},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.1832517683506012},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.1523193120956421},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.14766710996627808},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10532981157302856},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.09249579906463623},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06663453578948975},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1985292881","https://openalex.org/W1987995897","https://openalex.org/W2067856828","https://openalex.org/W2132693178","https://openalex.org/W2328615082","https://openalex.org/W2533722497","https://openalex.org/W2535860792","https://openalex.org/W2538165366","https://openalex.org/W2738078952","https://openalex.org/W2770762651","https://openalex.org/W2771551340","https://openalex.org/W2774510317","https://openalex.org/W2801898382","https://openalex.org/W2884307971","https://openalex.org/W2897282114","https://openalex.org/W2897505503","https://openalex.org/W2915733502","https://openalex.org/W3036696276","https://openalex.org/W3125127664","https://openalex.org/W4200068975","https://openalex.org/W4245688993","https://openalex.org/W6734476143"],"related_works":["https://openalex.org/W2366554144","https://openalex.org/W2003435315","https://openalex.org/W2024574431","https://openalex.org/W2083030004","https://openalex.org/W4239932082","https://openalex.org/W2140645577","https://openalex.org/W2028789485","https://openalex.org/W2477477398","https://openalex.org/W2113469110","https://openalex.org/W21706283"],"abstract_inverted_index":{"Modern":[0],"field-programmable":[1],"gate":[2],"arrays":[3],"(FPGAs)":[4],"contain":[5],"heterogeneous":[6,78],"resources,":[7],"including":[8],"CLB,":[9],"DSP,":[10],"BRAM,":[11],"IO,":[12],"etc.":[13],"A":[14],"Configurable":[15],"Logic":[16],"Block":[17],"(CLB)":[18],"slice":[19],"is":[20],"further":[21],"categorized":[22],"to":[23,60],"SLICEL":[24],"and":[25,85,110,118,131],"SLICEM,":[26],"which":[27],"can":[28],"be":[29],"configured":[30],"as":[31],"specific":[32],"combinations":[33],"of":[34,45,98],"instances":[35],"in":[36,66,128],"{LUT,":[37],"FF,":[38],"distributed":[39],"RAM,":[40],"SHIFT,":[41],"CARRY}.":[42],"Such":[43],"kind":[44],"heterogeneity":[46,84],"challenges":[47],"the":[48,99,125],"existing":[49],"FPGA":[50,79],"placement":[51,70,80],"algorithms.":[52],"Meanwhile,":[53],"limited":[54],"clock":[55,62,68,86,111],"routing":[56],"resources":[57],"also":[58],"lead":[59],"complicated":[61],"constraints,":[63],"causing":[64],"difficulties":[65],"achieving":[67],"feasible":[69],"solutions.":[71],"In":[72],"this":[73],"work,":[74],"we":[75,123],"propose":[76],"a":[77,90,95,104],"framework":[81],"considering":[82],"SLICEL-SLICEM":[83],"feasibility":[87],"based":[88],"on":[89,115],"multi-electrostatic":[91],"formulation.":[92],"We":[93],"support":[94],"comprehensive":[96],"set":[97],"aforementioned":[100],"instance":[101],"types":[102],"with":[103],"uniform":[105],"algorithm":[106],"for":[107],"wirelength,":[108],"routability,":[109],"optimization.":[112],"Experimental":[113],"results":[114],"both":[116,129],"academic":[117],"industrial":[119],"benchmarks":[120],"demonstrate":[121],"that":[122],"outperform":[124],"state-of-the-art":[126],"placers":[127],"quality":[130],"efficiency.":[132]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}