{"id":"https://openalex.org/W4293023524","doi":"https://doi.org/10.1145/3489517.3530484","title":"Floorplanning with graph attention","display_name":"Floorplanning with graph attention","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293023524","doi":"https://doi.org/10.1145/3489517.3530484"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530484","pdf_url":null,"source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100664843","display_name":"Yiting Liu","orcid":"https://orcid.org/0000-0001-8078-6717"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiting Liu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044313674","display_name":"Ziyi Ju","orcid":"https://orcid.org/0000-0003-3702-7373"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ziyi Ju","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101965253","display_name":"Zhengming Li","orcid":"https://orcid.org/0000-0003-2126-8586"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhengming Li","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029916784","display_name":"Mingzhi Dong","orcid":"https://orcid.org/0000-0002-8897-5931"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingzhi Dong","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103038285","display_name":"Hai Zhou","orcid":"https://orcid.org/0000-0003-4824-7179"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hai Zhou","raw_affiliation_strings":["IC Bench, Inc., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IC Bench, Inc., Shanghai, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100404656","display_name":"Jia Wang","orcid":"https://orcid.org/0000-0002-6159-6085"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jia Wang","raw_affiliation_strings":["IIIinois Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIIinois Institute of Technology","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045464812","display_name":"Fan Yang","orcid":"https://orcid.org/0000-0003-2164-8175"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fan Yang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064213921","display_name":"Xuan Zeng","orcid":"https://orcid.org/0000-0002-8097-4053"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xuan Zeng","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004722925","display_name":"Li Shang","orcid":"https://orcid.org/0000-0003-3944-7531"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Shang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1303","last_page":"1308"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9592815041542053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6704614162445068},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5617274045944214},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5389379262924194},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.48658454418182373},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4400786757469177},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43993157148361206},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.43153926730155945},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.4267400801181793},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.423897922039032},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.4171870946884155},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3626636266708374},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3614574372768402},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3492327034473419},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3009192943572998},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1951512098312378},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.13317197561264038}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9592815041542053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6704614162445068},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5617274045944214},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5389379262924194},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.48658454418182373},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4400786757469177},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43993157148361206},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.43153926730155945},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.4267400801181793},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.423897922039032},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.4171870946884155},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3626636266708374},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3614574372768402},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3492327034473419},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3009192943572998},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1951512098312378},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.13317197561264038},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3489517.3530484","pdf_url":null,"source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/13","display_name":"Climate action","score":0.5}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1922167881","https://openalex.org/W1976432889","https://openalex.org/W2095550547","https://openalex.org/W2119248453","https://openalex.org/W2132693178","https://openalex.org/W2151638376","https://openalex.org/W2154462472","https://openalex.org/W2884307971","https://openalex.org/W4236986999"],"related_works":["https://openalex.org/W2005457717","https://openalex.org/W2115502122","https://openalex.org/W2138401961","https://openalex.org/W2353155791","https://openalex.org/W2376028644","https://openalex.org/W2070475173","https://openalex.org/W1974416117","https://openalex.org/W4389672975","https://openalex.org/W2168458994","https://openalex.org/W2036121598"],"abstract_inverted_index":{"Floorplanning":[0],"has":[1,64],"long":[2],"been":[3,65],"a":[4,31,39,56],"critical":[5],"physical":[6,52],"design":[7],"task":[8],"with":[9,27,67,95],"high":[10],"computation":[11],"complexity.":[12],"Its":[13],"key":[14],"objective":[15],"is":[16],"to":[17,43,84],"determine":[18],"the":[19],"initial":[20],"locations":[21],"of":[22],"macros":[23],"and":[24,51,54,78],"standard":[25],"cells":[26],"optimized":[28,46],"wirelength":[29,97],"for":[30],"given":[32],"area":[33],"constraint.":[34],"This":[35],"paper":[36],"presents":[37],"Flora,":[38],"graph":[40],"attention-based":[41],"floorplanner":[42],"learn":[44],"an":[45],"mapping":[47],"between":[48],"circuit":[49],"connectivity":[50],"wirelength,":[53],"produce":[55],"chip":[57],"floorplan":[58],"using":[59,74],"efficient":[60],"model":[61],"inference.":[62],"Flora":[63,89],"integrated":[66],"two":[68],"state-of-the-art":[69,85],"mixed-size":[70,86],"placers.":[71],"Experimental":[72],"studies":[73],"both":[75],"academic":[76],"benchmarks":[77],"industrial":[79],"designs":[80],"demonstrate":[81],"that":[82],"compared":[83],"placers":[87],"alone,":[88],"improves":[90],"placement":[91],"runtime":[92],"by":[93],"18%,":[94],"2%":[96],"reduction":[98],"on":[99],"average.":[100]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":4}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}