{"id":"https://openalex.org/W4293023438","doi":"https://doi.org/10.1145/3489517.3530428","title":"Chiplet actuary","display_name":"Chiplet actuary","publication_year":2022,"publication_date":"2022-07-10","ids":{"openalex":"https://openalex.org/W4293023438","doi":"https://doi.org/10.1145/3489517.3530428"},"language":"en","primary_location":{"id":"doi:10.1145/3489517.3530428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530428","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530428","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530428","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043881136","display_name":"Yinxiao Feng","orcid":"https://orcid.org/0000-0002-3637-1132"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yinxiao Feng","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006570986","display_name":"Kaisheng Ma","orcid":"https://orcid.org/0000-0001-9226-3366"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kaisheng Ma","raw_affiliation_strings":["Tsinghua University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University, Beijing, China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5043881136"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":21.7799,"has_fulltext":true,"cited_by_count":69,"citation_normalized_percentile":{"value":0.99872699,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.6968400478363037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6945960521697998},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6347865462303162},{"id":"https://openalex.org/keywords/actuary","display_name":"Actuary","score":0.6308543682098389},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5323624610900879},{"id":"https://openalex.org/keywords/system-integration","display_name":"System integration","score":0.48071053624153137},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4248069226741791},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36806029081344604},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34327101707458496},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3225526809692383},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18870726227760315},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15246084332466125},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.0992865264415741}],"concepts":[{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.6968400478363037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6945960521697998},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6347865462303162},{"id":"https://openalex.org/C2777014519","wikidata":"https://www.wikidata.org/wiki/Q179985","display_name":"Actuary","level":2,"score":0.6308543682098389},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5323624610900879},{"id":"https://openalex.org/C19527686","wikidata":"https://www.wikidata.org/wiki/Q1665453","display_name":"System integration","level":2,"score":0.48071053624153137},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4248069226741791},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36806029081344604},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34327101707458496},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3225526809692383},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18870726227760315},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15246084332466125},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0992865264415741},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3489517.3530428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530428","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530428","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"}],"best_oa_location":{"id":"doi:10.1145/3489517.3530428","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3489517.3530428","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3489517.3530428","source":{"id":"https://openalex.org/S4363608816","display_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 59th ACM/IEEE Design Automation Conference","raw_type":"proceedings-article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4293023438.pdf","grobid_xml":"https://content.openalex.org/works/W4293023438.grobid-xml"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2111081435","https://openalex.org/W2532719504","https://openalex.org/W3127355095","https://openalex.org/W3166510811","https://openalex.org/W3188178661"],"related_works":["https://openalex.org/W3120762030","https://openalex.org/W2503595546","https://openalex.org/W2481533206","https://openalex.org/W2486333102","https://openalex.org/W2409208506","https://openalex.org/W1985047019","https://openalex.org/W2592145205","https://openalex.org/W1493031792","https://openalex.org/W4244547561","https://openalex.org/W4290787435"],"abstract_inverted_index":{"Multi-chip":[0],"integration":[1,30,57],"is":[2,12],"widely":[3],"recognized":[4],"as":[5],"the":[6,25,61,75,89,93],"extension":[7],"of":[8,28,78,92],"Moore's":[9],"Law.":[10],"Cost-saving":[11],"a":[13,39],"frequently":[14],"mentioned":[15],"advantage,":[16],"but":[17],"previous":[18],"works":[19],"rarely":[20],"present":[21],"quantitative":[22,40],"demonstrations":[23],"on":[24,53],"cost":[26,41,62,77,91],"superiority":[27],"multi-chip":[29,50,56,79],"over":[31],"monolithic":[32],"SoC.":[33],"In":[34],"this":[35],"paper,":[36],"we":[37],"build":[38],"model":[42],"and":[43,68,71,84],"put":[44],"forward":[45],"an":[46],"analytical":[47],"method":[48],"for":[49],"systems":[51,80],"based":[52],"three":[54],"typical":[55],"technologies":[58],"to":[59,87],"analyze":[60],"benefits":[63],"from":[64,81],"yield":[65],"improvement,":[66],"chiplet":[67],"package":[69],"reuse,":[70],"heterogeneity.":[72],"We":[73],"re-examine":[74],"actual":[76],"various":[82],"perspectives":[83],"show":[85],"how":[86],"reduce":[88],"total":[90],"VLSI":[94],"system":[95],"through":[96],"appropriate":[97],"multi-chiplet":[98],"architecture.":[99]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":32},{"year":2024,"cited_by_count":25},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-28T08:17:26.163206","created_date":"2022-08-25T00:00:00"}