{"id":"https://openalex.org/W3208883416","doi":"https://doi.org/10.1145/3484222","title":"MeF-RAM: A New Non-Volatile Cache Memory Based on Magneto-Electric FET","display_name":"MeF-RAM: A New Non-Volatile Cache Memory Based on Magneto-Electric FET","publication_year":2021,"publication_date":"2021-11-02","ids":{"openalex":"https://openalex.org/W3208883416","doi":"https://doi.org/10.1145/3484222","mag":"3208883416"},"language":"en","primary_location":{"id":"doi:10.1145/3484222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3484222","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051680668","display_name":"Shaahin Angizi","orcid":"https://orcid.org/0000-0003-2289-6381"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shaahin Angizi","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, Arizona"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048563280","display_name":"Navid Khoshavi","orcid":"https://orcid.org/0000-0002-4010-1354"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Navid Khoshavi","raw_affiliation_strings":["AMD, Orlando, Florida"],"affiliations":[{"raw_affiliation_string":"AMD, Orlando, Florida","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113851115","display_name":"Andrew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Marshall","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Texas at Dallas, Richardson, Texas"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Texas at Dallas, Richardson, Texas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032354805","display_name":"P. A. Dowben","orcid":"https://orcid.org/0000-0002-2198-4710"},"institutions":[{"id":"https://openalex.org/I114395901","display_name":"University of Nebraska\u2013Lincoln","ror":"https://ror.org/043mer456","country_code":"US","type":"education","lineage":["https://openalex.org/I114395901"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Peter Dowben","raw_affiliation_strings":["Department of Physics and Astronomy, University of Nebraska\u2013Lincoln, Lincoln, Nebraska"],"affiliations":[{"raw_affiliation_string":"Department of Physics and Astronomy, University of Nebraska\u2013Lincoln, Lincoln, Nebraska","institution_ids":["https://openalex.org/I114395901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047916979","display_name":"Deliang Fan","orcid":"https://orcid.org/0000-0002-7989-6297"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Deliang Fan","raw_affiliation_strings":["School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, Arizona"],"affiliations":[{"raw_affiliation_string":"School of Electrical, Computer and Energy Engineering, Arizona State University, Tempe, Arizona","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5051680668"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":1.103,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.77453804,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"27","issue":"2","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7644678950309753},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7105139493942261},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6608759164810181},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6137810349464417},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5665864944458008},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.5430002808570862},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5404589772224426},{"id":"https://openalex.org/keywords/cache-only-memory-architecture","display_name":"Cache-only memory architecture","score":0.5057766437530518},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.493373304605484},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.43193772435188293},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.4199450612068176},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41313236951828003},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4075901508331299},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39978623390197754},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37453019618988037},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35068345069885254},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3370017409324646},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2520793676376343}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7644678950309753},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7105139493942261},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6608759164810181},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6137810349464417},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5665864944458008},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.5430002808570862},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5404589772224426},{"id":"https://openalex.org/C3720319","wikidata":"https://www.wikidata.org/wiki/Q5015937","display_name":"Cache-only memory architecture","level":5,"score":0.5057766437530518},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.493373304605484},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.43193772435188293},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.4199450612068176},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41313236951828003},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4075901508331299},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39978623390197754},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37453019618988037},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35068345069885254},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3370017409324646},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2520793676376343},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3484222","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3484222","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W1977742344","https://openalex.org/W1979468646","https://openalex.org/W2010202670","https://openalex.org/W2033811947","https://openalex.org/W2037353268","https://openalex.org/W2038087740","https://openalex.org/W2040475153","https://openalex.org/W2054679890","https://openalex.org/W2073321070","https://openalex.org/W2102449048","https://openalex.org/W2133106529","https://openalex.org/W2138146350","https://openalex.org/W2148831941","https://openalex.org/W2168972302","https://openalex.org/W2171779727","https://openalex.org/W2214682759","https://openalex.org/W2258171898","https://openalex.org/W2304605759","https://openalex.org/W2314903085","https://openalex.org/W2329766060","https://openalex.org/W2407647853","https://openalex.org/W2537959404","https://openalex.org/W2552781345","https://openalex.org/W2587984940","https://openalex.org/W2793485837","https://openalex.org/W2793867693","https://openalex.org/W2809026948","https://openalex.org/W2809295488","https://openalex.org/W2809524490","https://openalex.org/W2883107967","https://openalex.org/W2889210320","https://openalex.org/W2899077824","https://openalex.org/W2899198378","https://openalex.org/W2913639573","https://openalex.org/W2914026071","https://openalex.org/W2933452742","https://openalex.org/W2945829174","https://openalex.org/W2963446207","https://openalex.org/W2974067241","https://openalex.org/W2989193128","https://openalex.org/W2998915116","https://openalex.org/W3008561329","https://openalex.org/W3013233069","https://openalex.org/W3018154071","https://openalex.org/W3033158275","https://openalex.org/W3040698329","https://openalex.org/W3083144577","https://openalex.org/W3102608086","https://openalex.org/W3120437304","https://openalex.org/W3122474387","https://openalex.org/W3137561387","https://openalex.org/W4235346930"],"related_works":["https://openalex.org/W4293159259","https://openalex.org/W2742331047","https://openalex.org/W2087924605","https://openalex.org/W4238754064","https://openalex.org/W2898989424","https://openalex.org/W1981423095","https://openalex.org/W3048967625","https://openalex.org/W2188534734","https://openalex.org/W3093911585","https://openalex.org/W2151951695"],"abstract_inverted_index":{"Magneto-Electric":[0],"FET":[1],"(":[2,41,76,149],"MEFET":[3,59],")":[4,43,151],"is":[5,68],"a":[6,33,69,94],"recently":[7],"developed":[8],"post-CMOS":[9],"FET,":[10],"which":[11],"offers":[12],"intriguing":[13],"characteristics":[14],"for":[15,72,89,132],"high-speed":[16],"and":[17,23,49,64,102,118,127,157,163],"low-power":[18],"design":[19,37,106],"in":[20,84],"both":[21,112],"logic":[22],"memory":[24,36,44,61,75,86,109,114,123],"applications.":[25],"In":[26],"this":[27],"article,":[28],"we":[29],"present":[30],"MeF-RAM":[31,67,105,144],",":[32],"non-volatile":[34,74,121],"cache":[35,82,142],"based":[38],"on":[39,153],"2-Transistor-1-MEFET":[40],"2T1M":[42],"bit-cell":[45],"with":[46,55,107,160],"separate":[47],"read":[48],"write":[50],"paths.":[51],"We":[52],"show":[53],"that":[54],"proper":[56],"co-design":[57],"across":[58],"device,":[60],"cell":[62],"circuit,":[63],"array":[65],"architecture,":[66],"promising":[70],"candidate":[71],"fast":[73],"NVM":[77],").":[78],"To":[79],"evaluate":[80],"its":[81],"performance":[83],"the":[85,90,104,133],"system,":[87],"we,":[88],"first":[91],"time,":[92],"build":[93],"device-to-architecture":[95],"cross-layer":[96],"evaluation":[97],"framework":[98],"to":[99],"quantitatively":[100],"analyze":[101],"benchmark":[103,135],"other":[108,119],"technologies,":[110],"including":[111],"volatile":[113],"(i.e.,":[115,124],"SRAM,":[116],"eDRAM)":[117],"popular":[120],"emerging":[122],"ReRAM,":[125],"STT-MRAM,":[126],"SOT-MRAM).":[128],"The":[129],"experiment":[130],"results":[131],"PARSEC":[134],"suite":[136],"indicate":[137],"that,":[138],"as":[139],"an":[140],"L2":[141],"memory,":[143],"reduces":[145],"Energy":[146],"Area":[147],"Latency":[148],"EAT":[150],"product":[152],"average":[154],"by":[155],"~98%":[156],"~70%":[158],"compared":[159],"typical":[161],"6T-SRAM":[162],"2T1R":[164],"SOT-MRAM":[165],"counterparts,":[166],"respectively.":[167]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}