{"id":"https://openalex.org/W3210603139","doi":"https://doi.org/10.1145/3477231.3490426","title":"Performance analysis of application-specific instruction-set routers in networks-on-chip","display_name":"Performance analysis of application-specific instruction-set routers in networks-on-chip","publication_year":2021,"publication_date":"2021-10-18","ids":{"openalex":"https://openalex.org/W3210603139","doi":"https://doi.org/10.1145/3477231.3490426","mag":"3210603139"},"language":"en","primary_location":{"id":"doi:10.1145/3477231.3490426","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3477231.3490426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053320135","display_name":"Jens Rettkowski","orcid":"https://orcid.org/0009-0002-4926-1984"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Jens Rettkowski","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007980206","display_name":"Julian Haase","orcid":"https://orcid.org/0000-0002-8604-0139"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Julian Haase","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004819295","display_name":"Sven Primus","orcid":null},"institutions":[{"id":"https://openalex.org/I904495901","display_name":"Ruhr University Bochum","ror":"https://ror.org/04tsk2644","country_code":"DE","type":"education","lineage":["https://openalex.org/I904495901"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sven Primus","raw_affiliation_strings":["Ruhr-University Bochum, Bochum, Germnay"],"affiliations":[{"raw_affiliation_string":"Ruhr-University Bochum, Bochum, Germnay","institution_ids":["https://openalex.org/I904495901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108437484","display_name":"Michael H\u00fcbner","orcid":"https://orcid.org/0000-0003-3785-7959"},"institutions":[{"id":"https://openalex.org/I51783024","display_name":"Brandenburg University of Technology Cottbus-Senftenberg","ror":"https://ror.org/02wxx3e24","country_code":"DE","type":"education","lineage":["https://openalex.org/I51783024"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Michael H\u00fcbner","raw_affiliation_strings":["Brandenburg University of Technology, Cottbus, Germany"],"affiliations":[{"raw_affiliation_string":"Brandenburg University of Technology, Cottbus, Germany","institution_ids":["https://openalex.org/I51783024"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060626530","display_name":"Diana G\u00f6hringer","orcid":"https://orcid.org/0000-0003-2571-8441"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"TU Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Diana G\u00f6hringer","raw_affiliation_strings":["Technische Universit\u00e4t Dresden, Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5053320135"],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":0.3056,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60748419,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"16","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9221836924552917},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8312186598777771},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7848619222640991},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5969575643539429},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5932116508483887},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.5678762197494507},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5489020943641663},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5418648719787598},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5059108138084412},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4447011351585388},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.43929606676101685},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.41283366084098816},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25368833541870117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18957266211509705},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11948326230049133},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1075814962387085}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9221836924552917},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8312186598777771},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7848619222640991},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5969575643539429},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5932116508483887},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.5678762197494507},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5489020943641663},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5418648719787598},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5059108138084412},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4447011351585388},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.43929606676101685},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.41283366084098816},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25368833541870117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18957266211509705},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11948326230049133},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1075814962387085},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3477231.3490426","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3477231.3490426","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 14th International Workshop on Network on Chip Architectures","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6399999856948853}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1963638851","https://openalex.org/W2060038082","https://openalex.org/W2160642395","https://openalex.org/W2950046899","https://openalex.org/W3047432865"],"related_works":["https://openalex.org/W2045177269","https://openalex.org/W1976012348","https://openalex.org/W4297990507","https://openalex.org/W2560375935","https://openalex.org/W2116582200","https://openalex.org/W2614713859","https://openalex.org/W2144357574","https://openalex.org/W4230458348","https://openalex.org/W1966325333","https://openalex.org/W3198758847"],"abstract_inverted_index":{"Network-on-Chip":[0],"(NoC)":[1],"is":[2,84],"a":[3,19,23,72,77,81,100,109],"well-known":[4],"communication":[5,30],"infrastructure":[6],"to":[7,56,108],"design":[8],"large":[9],"scalable":[10],"MPSoCs.":[11,65],"Data":[12],"transfers":[13,46],"in":[14],"NoCs":[15],"can":[16,40,103],"take":[17],"up":[18,107],"significant":[20],"part":[21],"of":[22,63,89,99,111],"parallel":[24],"application.":[25],"To":[26],"avoid":[27],"that":[28,70,96],"the":[29,33,61,87,92,97],"costs":[31],"decelerate":[32],"system":[34],"performance,":[35],"application-specific":[36,48],"instruction-set":[37],"routers":[38],"(ASIRs)":[39],"be":[41,104],"used.":[42],"ASIRs":[43],"combine":[44],"data":[45],"with":[47],"processing":[49,54],"by":[50,76],"adding":[51],"high-level":[52],"synthesized":[53],"units":[55],"routers.":[57],"This":[58],"work":[59],"explores":[60],"performance":[62],"ASIR-based":[64,68],"Moreover,":[66],"an":[67],"MPSoC":[69],"sonifies":[71],"distance":[73],"profile":[74],"measured":[75],"LIDAR":[78],"sensor":[79],"on":[80],"Xilinx":[82],"Zynq-7000":[83],"developed.":[85],"Besides":[86],"impact":[88],"external":[90],"sensors,":[91],"evaluation":[93],"results":[94],"show":[95],"speedup":[98],"single":[101],"task":[102],"significantly":[105],"increased":[106],"factor":[110],"5x.":[112]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}