{"id":"https://openalex.org/W3200591480","doi":"https://doi.org/10.1145/3474364","title":"A Native SPICE Implementation of Memristor Models for Simulation of Neuromorphic Analog Signal Processing Circuits","display_name":"A Native SPICE Implementation of Memristor Models for Simulation of Neuromorphic Analog Signal Processing Circuits","publication_year":2021,"publication_date":"2021-09-13","ids":{"openalex":"https://openalex.org/W3200591480","doi":"https://doi.org/10.1145/3474364","mag":"3200591480"},"language":"en","primary_location":{"id":"doi:10.1145/3474364","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3474364","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100374477","display_name":"Bo Li","orcid":"https://orcid.org/0000-0002-9510-1087"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bo Li","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-9510-1087","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072810436","display_name":"Guoyong Shi","orcid":"https://orcid.org/0000-0002-8655-3487"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guoyong Shi","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8655-3487","affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100374477"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.9151,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.74321573,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"27","issue":"1","first_page":"1","last_page":"24"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8638845682144165},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8344193696975708},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8022050261497498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.746539294719696},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.640438437461853},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6303069591522217},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5689400434494019},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.5509978532791138},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5425108671188354},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4549325704574585},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.4365640878677368},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.43072229623794556},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.42257818579673767},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39943939447402954},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.37863993644714355},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3159082531929016},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27589476108551025},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22816592454910278},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.22729477286338806},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.22599828243255615},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.1948811411857605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12797510623931885},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1270424723625183}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8638845682144165},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8344193696975708},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8022050261497498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.746539294719696},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.640438437461853},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6303069591522217},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5689400434494019},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.5509978532791138},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5425108671188354},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4549325704574585},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.4365640878677368},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.43072229623794556},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.42257818579673767},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39943939447402954},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.37863993644714355},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3159082531929016},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27589476108551025},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22816592454910278},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.22729477286338806},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.22599828243255615},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.1948811411857605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12797510623931885},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1270424723625183},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3474364","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3474364","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1581354055","display_name":null,"funder_award_id":"2019YFB2205002","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G6512003998","display_name":null,"funder_award_id":"61974087","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1578783943","https://openalex.org/W1876480814","https://openalex.org/W1971556564","https://openalex.org/W1998225268","https://openalex.org/W2058996405","https://openalex.org/W2063357061","https://openalex.org/W2089597903","https://openalex.org/W2094621017","https://openalex.org/W2112181056","https://openalex.org/W2129857517","https://openalex.org/W2141071915","https://openalex.org/W2144277812","https://openalex.org/W2343717271","https://openalex.org/W2346143906","https://openalex.org/W2404457517","https://openalex.org/W2527193322","https://openalex.org/W2570985767","https://openalex.org/W2587448511","https://openalex.org/W2603064927","https://openalex.org/W2736591611","https://openalex.org/W2758767669","https://openalex.org/W2778935320","https://openalex.org/W2783539394","https://openalex.org/W2800964686","https://openalex.org/W2806708018","https://openalex.org/W2889463071","https://openalex.org/W2901847282","https://openalex.org/W2915404303","https://openalex.org/W2922168646","https://openalex.org/W2942195480","https://openalex.org/W2960778947","https://openalex.org/W2998390304","https://openalex.org/W3003821665","https://openalex.org/W3004075849","https://openalex.org/W3013080934","https://openalex.org/W3014166398","https://openalex.org/W3015724253","https://openalex.org/W3021675401","https://openalex.org/W3032819016","https://openalex.org/W3040303671","https://openalex.org/W3044192339","https://openalex.org/W3082429156","https://openalex.org/W3094008649","https://openalex.org/W3096606584","https://openalex.org/W3105270833","https://openalex.org/W3129830086","https://openalex.org/W4239363867","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W1968537616","https://openalex.org/W2007222089","https://openalex.org/W3006996998","https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2394022884","https://openalex.org/W2953184729","https://openalex.org/W2185815555","https://openalex.org/W2568296580","https://openalex.org/W2169924428"],"abstract_inverted_index":{"Since":[0],"the":[1,15,21,24,31,35,51,68,74,100,114,146,149,157],"memristor":[2,22,69,111,154],"emerged":[3],"as":[4,23],"a":[5,63,84],"programmable":[6],"analog":[7,101,106],"storage":[8],"device,":[9],"it":[10],"has":[11],"stimulated":[12],"research":[13],"on":[14,99,110,131],"design":[16],"of":[17,26,38,53,67,81,116,148,153,159],"analog/mixed-signal":[18,55],"circuits":[19,102,135],"with":[20,87],"enabler":[25],"in-memory":[27],"computation.":[28],"Due":[29],"to":[30,62,90,144],"difficulty":[32],"in":[33,73,113],"evaluating":[34],"circuit-level":[36],"nonidealities":[37],"both":[39],"memristors":[40,137],"and":[41,77,123,138,163],"CMOS":[42,139],"devices,":[43],"SPICE-accuracy":[44],"simulation":[45,86,160,167],"tools":[46],"are":[47,121,126,141],"necessary":[48],"for":[49,165],"perfecting":[50],"art":[52],"neuromorphic":[54,105,132],"circuit":[56,85],"design.":[57],"This":[58],"article":[59],"is":[60],"dedicated":[61],"native":[64,150],"SPICE":[65,151],"implementation":[66,124,152],"device":[70],"models":[71,89,155],"published":[72],"open":[75],"literature":[76],"develops":[78],"case":[79],"studies":[80],"applying":[82],"such":[83],"MOSFET":[88],"study":[91],"how":[92],"device-level":[93],"imperfections":[94],"can":[95],"make":[96],"adversarial":[97],"effects":[98],"that":[103],"implement":[104],"signal":[107,133],"processing.":[108],"Methods":[109],"stamping":[112],"framework":[115],"modified":[117],"nodal":[118],"analysis":[119],"formulation":[120],"presented,":[122],"results":[125],"reported.":[127],"Furthermore,":[128],"functional":[129],"simulations":[130],"processing":[134],"including":[136],"devices":[140],"carried":[142],"out":[143],"validate":[145],"effectiveness":[147],"from":[156],"perspectives":[158],"accuracy,":[161],"efficiency,":[162],"convergence":[164],"large-scale":[166],"tasks.":[168]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}