{"id":"https://openalex.org/W4281728656","doi":"https://doi.org/10.1145/3470496.3527398","title":"Register file prefetching","display_name":"Register file prefetching","publication_year":2022,"publication_date":"2022-05-31","ids":{"openalex":"https://openalex.org/W4281728656","doi":"https://doi.org/10.1145/3470496.3527398"},"language":"en","primary_location":{"id":"doi:10.1145/3470496.3527398","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3470496.3527398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113707137","display_name":"Sudhanshu Shukla","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sudhanshu Shukla","raw_affiliation_strings":["Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5054368045","display_name":"Sumeet Bandishte","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumeet Bandishte","raw_affiliation_strings":["Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046857102","display_name":"Jayesh Gaur","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jayesh Gaur","raw_affiliation_strings":["Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036799188","display_name":"Sreenivas Subramoney","orcid":"https://orcid.org/0000-0001-5372-0173"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sreenivas Subramoney","raw_affiliation_strings":["Intel Labs"],"affiliations":[{"raw_affiliation_string":"Intel Labs","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113707137"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":1.8155,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.83789317,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"410","last_page":"423"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.806485116481781},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.7337172627449036},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6506239771842957},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5731374025344849},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5395952463150024},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4472900629043579},{"id":"https://openalex.org/keywords/provisioning","display_name":"Provisioning","score":0.411918044090271},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3733029365539551},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25359106063842773},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.13841211795806885}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806485116481781},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.7337172627449036},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6506239771842957},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5731374025344849},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5395952463150024},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4472900629043579},{"id":"https://openalex.org/C172191483","wikidata":"https://www.wikidata.org/wiki/Q1071806","display_name":"Provisioning","level":2,"score":0.411918044090271},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3733029365539551},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25359106063842773},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.13841211795806885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3470496.3527398","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3470496.3527398","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 49th Annual International Symposium on Computer Architecture","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W1482147200","https://openalex.org/W1984884994","https://openalex.org/W1985210871","https://openalex.org/W1997401508","https://openalex.org/W2010128395","https://openalex.org/W2025176400","https://openalex.org/W2029577083","https://openalex.org/W2030812654","https://openalex.org/W2035872164","https://openalex.org/W2052312648","https://openalex.org/W2067452806","https://openalex.org/W2079002351","https://openalex.org/W2095872092","https://openalex.org/W2110078216","https://openalex.org/W2122939826","https://openalex.org/W2153456949","https://openalex.org/W2154176977","https://openalex.org/W2162773908","https://openalex.org/W2171006257","https://openalex.org/W2542459869","https://openalex.org/W2725179571","https://openalex.org/W2765548724","https://openalex.org/W2768514630","https://openalex.org/W2794453901","https://openalex.org/W2883051445","https://openalex.org/W2913813246","https://openalex.org/W2914983025","https://openalex.org/W2979935562","https://openalex.org/W2980229124","https://openalex.org/W3173074201","https://openalex.org/W3203609980","https://openalex.org/W3205071825","https://openalex.org/W3205148402","https://openalex.org/W3207879247","https://openalex.org/W4206010581","https://openalex.org/W4214492038","https://openalex.org/W4229779967","https://openalex.org/W4232096869","https://openalex.org/W4234252501","https://openalex.org/W4236294083","https://openalex.org/W4239937081","https://openalex.org/W4241590855","https://openalex.org/W4242958069","https://openalex.org/W4250717483","https://openalex.org/W4254356266","https://openalex.org/W4254589276","https://openalex.org/W4255327858","https://openalex.org/W4255946289","https://openalex.org/W4362561689"],"related_works":["https://openalex.org/W2133682266","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W2268996566","https://openalex.org/W4256652509","https://openalex.org/W2140219379"],"abstract_inverted_index":{"The":[0],"memory":[1,24,37,76,93],"wall":[2,38],"continues":[3],"to":[4,51],"limit":[5],"the":[6,14,36,52,88],"performance":[7,85],"of":[8,17,45,54,57],"modern":[9],"out-of-order":[10],"(OOO)":[11],"processors,":[12],"despite":[13],"expensive":[15],"provisioning":[16],"large":[18],"multi-level":[19],"caches":[20],"and":[21],"advancements":[22],"in":[23],"prefetching.":[25],"In":[26],"this":[27,79],"paper,":[28],"we":[29],"put":[30],"forth":[31],"an":[32],"important":[33],"observation":[34],"that":[35,62],"is":[39,43,70],"not":[40],"monolithic,":[41],"but":[42],"constituted":[44],"many":[46],"latency":[47,53,69,80],"walls":[48],"arising":[49],"due":[50],"each":[55],"tier":[56],"cache/memory.":[58],"Our":[59],"results":[60],"show":[61],"even":[63],"though":[64],"level-1":[65],"(L1)":[66],"data":[67],"cache":[68],"nearly":[71],"40X":[72],"lower":[73],"than":[74],"main":[75,92],"latency,":[77],"mitigating":[78],"offers":[81],"a":[82],"very":[83],"similar":[84],"opportunity":[86],"as":[87],"more":[89],"widely":[90],"studied,":[91],"latency.":[94]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}