{"id":"https://openalex.org/W3210341255","doi":"https://doi.org/10.1145/3468081.3471061","title":"Development of RISC-V Based Soft-core Processor with Scalable Vector Extension for Embedded System","display_name":"Development of RISC-V Based Soft-core Processor with Scalable Vector Extension for Embedded System","publication_year":2021,"publication_date":"2021-06-20","ids":{"openalex":"https://openalex.org/W3210341255","doi":"https://doi.org/10.1145/3468081.3471061","mag":"3210341255"},"language":"en","primary_location":{"id":"doi:10.1145/3468081.3471061","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468081.3471061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the the 8th International Virtual Conference on Applied Computing & Information Technology","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011171839","display_name":"Yoshiki Kimura","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Yoshiki Kimura","raw_affiliation_strings":["Nisshin Software Engineering Co., Ltd, Japan"],"affiliations":[{"raw_affiliation_string":"Nisshin Software Engineering Co., Ltd, Japan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045546361","display_name":"Kanemitsu Ootsu","orcid":null},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kanemitsu Ootsu","raw_affiliation_strings":["Utsunomiya University, Japan"],"affiliations":[{"raw_affiliation_string":"Utsunomiya University, Japan","institution_ids":["https://openalex.org/I207399273"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013484355","display_name":"Tatsuya Tsuchiya","orcid":null},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tatsuya Tsuchiya","raw_affiliation_strings":["Utsunomiya University, Japan"],"affiliations":[{"raw_affiliation_string":"Utsunomiya University, Japan","institution_ids":["https://openalex.org/I207399273"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047777790","display_name":"Takashi Yokota","orcid":"https://orcid.org/0000-0002-3075-006X"},"institutions":[{"id":"https://openalex.org/I207399273","display_name":"Utsunomiya University","ror":"https://ror.org/05bx1gz93","country_code":"JP","type":"education","lineage":["https://openalex.org/I207399273"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Yokota","raw_affiliation_strings":["Utsunomiya University, Japan"],"affiliations":[{"raw_affiliation_string":"Utsunomiya University, Japan","institution_ids":["https://openalex.org/I207399273"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5011171839"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2303,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50836226,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"13","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8323213458061218},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6964466571807861},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.6918156743049622},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6405185461044312},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5760941505432129},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4659826159477234},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4520150125026703},{"id":"https://openalex.org/keywords/vector-processor","display_name":"Vector processor","score":0.43655329942703247},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4219246506690979},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.38093212246894836},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.359209805727005},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35511070489883423},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18061783909797668}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8323213458061218},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6964466571807861},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.6918156743049622},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6405185461044312},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5760941505432129},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4659826159477234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4520150125026703},{"id":"https://openalex.org/C161824985","wikidata":"https://www.wikidata.org/wiki/Q919509","display_name":"Vector processor","level":2,"score":0.43655329942703247},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4219246506690979},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.38093212246894836},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.359209805727005},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35511070489883423},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18061783909797668}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3468081.3471061","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468081.3471061","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the the 8th International Virtual Conference on Applied Computing & Information Technology","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W2147657366","https://openalex.org/W2613264175","https://openalex.org/W3123542955"],"related_works":["https://openalex.org/W2163077378","https://openalex.org/W1976592280","https://openalex.org/W2143904576","https://openalex.org/W2122914389","https://openalex.org/W4311839589","https://openalex.org/W2811290777","https://openalex.org/W2051598123","https://openalex.org/W2112745000","https://openalex.org/W39695077","https://openalex.org/W2994193159"],"abstract_inverted_index":{"Recently,":[0],"the":[1,7,16,27,31,34,38,43,52,55,59,66,69,78,83,109,116,120,128,136,149,160,164,174,188],"opportunity":[2,84],"to":[3,37,115,127,142],"use":[4],"FPGA":[5,20],"in":[6,77],"field":[8,79],"of":[9,33,42,54,68,80,102,122,151,166],"embedded":[10,81],"computer":[11],"system":[12,44,117],"has":[13],"increased.":[14],"However,":[15,130],"development":[17,32,60],"cost":[18,28,61],"using":[19,47],"is":[21,93,99,132],"quite":[22],"high.":[23],"We":[24,95],"can":[25,62,72,112,169],"reduce":[26],"by":[29,46,118],"limiting":[30],"dedicated":[35,70],"circuit":[36,71],"essenially":[39],"required":[40],"part":[41],"and":[45],"soft-core":[48,56,103,139,185],"processor":[49,57,104,140,186],"together.":[50],"If":[51],"performance":[53,111],"improves,":[58],"be":[63,73,113,143,170],"suppressed,":[64],"since":[65],"amount":[67],"reduced.":[74],"Furthermore,":[75],"even":[76],"system,":[82],"for":[85,138],"data":[86],"parallel":[87,123],"processing":[88,92,156],"such":[89],"as":[90],"image":[91],"increasing.":[94],"consider":[96],"that":[97,108,135,162],"it":[98,131],"important":[100],"merit":[101],"with":[105,187],"SIMD":[106],"extension":[107],"computation":[110],"optimized":[114],"changing":[119,173],"number":[121,150,165],"computing":[124,152,167],"units":[125,168],"according":[126],"application.":[129],"an":[133],"obstacle":[134],"software":[137],"needs":[141],"changed":[144,171],"every":[145],"time":[146],"we":[147,180],"change":[148],"units.":[153],"Thus,":[154],"vector":[155,190],"facility":[157],"should":[158],"provide":[159],"scalability":[161],"means":[163],"without":[172],"program":[175],"code.":[176],"In":[177],"this":[178],"paper,":[179],"develop":[181],"a":[182],"RISC-V":[183],"based":[184],"scalable":[189],"extension.":[191]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}