{"id":"https://openalex.org/W3175909698","doi":"https://doi.org/10.1145/3468044.3468058","title":"Towards Performance Characterization of FPGAs in Context of HPC using OpenCL Benchmarks","display_name":"Towards Performance Characterization of FPGAs in Context of HPC using OpenCL Benchmarks","publication_year":2021,"publication_date":"2021-06-21","ids":{"openalex":"https://openalex.org/W3175909698","doi":"https://doi.org/10.1145/3468044.3468058","mag":"3175909698"},"language":"en","primary_location":{"id":"doi:10.1145/3468044.3468058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045303989","display_name":"Marius Meyer","orcid":"https://orcid.org/0000-0002-5612-5414"},"institutions":[{"id":"https://openalex.org/I206945453","display_name":"Paderborn University","ror":"https://ror.org/058kzsd48","country_code":"DE","type":"education","lineage":["https://openalex.org/I206945453"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Marius Meyer","raw_affiliation_strings":["Paderborn University, Paderborn Center for Parallel Computing (PC2), Paderborn, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Paderborn University, Paderborn Center for Parallel Computing (PC2), Paderborn, Germany","institution_ids":["https://openalex.org/I206945453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5045303989"],"corresponding_institution_ids":["https://openalex.org/I206945453"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.07136405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8999524116516113},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6454464793205261},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6145977973937988},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5158619284629822},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46349048614501953},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.45103180408477783},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.43336474895477295},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36958858370780945}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8999524116516113},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6454464793205261},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6145977973937988},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5158619284629822},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46349048614501953},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.45103180408477783},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.43336474895477295},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36958858370780945},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3468044.3468058","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468058","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2080592089","https://openalex.org/W2149234156","https://openalex.org/W2788211964"],"related_works":["https://openalex.org/W3107994849","https://openalex.org/W4247143848","https://openalex.org/W2111241003","https://openalex.org/W2009883749","https://openalex.org/W2735573198","https://openalex.org/W29442446","https://openalex.org/W2355315220","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"OpenCL-based":[0],"HLS":[1],"frameworks":[2],"are":[3],"known":[4],"to":[5,20],"reduce":[6],"the":[7],"development":[8],"effort":[9],"for":[10,28,46],"FPGAs":[11],"while":[12],"offering":[13],"good":[14],"quality":[15],"results.":[16],"The":[17],"upcoming":[18],"trend":[19],"equip":[21],"heterogeneous":[22],"compute":[23],"clusters":[24],"with":[25],"hybrid":[26],"networks":[27,56],"inter-CPU":[29],"and":[30,53],"inter-FPGA":[31],"communication":[32,55],"allows":[33],"scaling":[34],"FPGA":[35],"workloads":[36],"beyond":[37],"a":[38],"single":[39],"FPGA.":[40],"However,":[41],"there":[42],"is":[43],"no":[44],"tool":[45],"performance":[47],"characterization":[48],"of":[49],"those":[50],"FPGA-accelerated":[51],"systems":[52],"their":[54],"yet.":[57]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}