{"id":"https://openalex.org/W3174437419","doi":"https://doi.org/10.1145/3468044.3468057","title":"FPGA Acceleration of Short Read Alignment","display_name":"FPGA Acceleration of Short Read Alignment","publication_year":2021,"publication_date":"2021-06-21","ids":{"openalex":"https://openalex.org/W3174437419","doi":"https://doi.org/10.1145/3468044.3468057","mag":"3174437419"},"language":"en","primary_location":{"id":"doi:10.1145/3468044.3468057","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5024565360","display_name":"Konstantina Koliogeorgi","orcid":"https://orcid.org/0000-0003-0064-7616"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Konstantina Koliogeorgi","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, ECE NTUA Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, ECE NTUA Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I32762134","display_name":"Harokopio University of Athens","ror":"https://ror.org/02k5gp281","country_code":"GR","type":"education","lineage":["https://openalex.org/I32762134"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["Harokopio University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harokopio University of Athens, Greece","institution_ids":["https://openalex.org/I32762134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["Microprocessors and Digital Systems Laboratory, ECE NTUA Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microprocessors and Digital Systems Laboratory, ECE NTUA Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2713,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37719919,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9883999824523926,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9819999933242798,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8177415132522583},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7973067760467529},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.7072702646255493},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.6035083532333374},{"id":"https://openalex.org/keywords/medicine","display_name":"Medicine","score":0.5991473197937012},{"id":"https://openalex.org/keywords/restructuring","display_name":"Restructuring","score":0.547034502029419},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.5258796215057373},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.522229790687561},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43731069564819336},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3445519804954529},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32245367765426636},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3208180069923401},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13932305574417114}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8177415132522583},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7973067760467529},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.7072702646255493},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.6035083532333374},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.5991473197937012},{"id":"https://openalex.org/C45237549","wikidata":"https://www.wikidata.org/wiki/Q1376796","display_name":"Restructuring","level":2,"score":0.547034502029419},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.5258796215057373},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.522229790687561},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43731069564819336},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3445519804954529},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32245367765426636},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3208180069923401},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13932305574417114},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C10138342","wikidata":"https://www.wikidata.org/wiki/Q43015","display_name":"Finance","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3468044.3468057","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468057","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2055043387","https://openalex.org/W2761496944","https://openalex.org/W2789784730","https://openalex.org/W2790091177","https://openalex.org/W3122070438","https://openalex.org/W4254502766"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2187181201","https://openalex.org/W2999668243","https://openalex.org/W2532502681","https://openalex.org/W2518118925","https://openalex.org/W3159273459"],"abstract_inverted_index":{"This":[0],"work":[1],"proposes":[2],"a":[3],"novel":[4],"dataflow":[5],"architecture":[6],"for":[7],"Smith-Waterman":[8],"Matrix-fill":[9],"and":[10],"Traceback":[11],"stages,":[12],"which":[13],"are":[14],"at":[15],"the":[16],"heart":[17],"of":[18],"short-read":[19],"alignment":[20],"on":[21],"NGS":[22],"data.":[23],"The":[24],"FPGA":[25],"accelerator":[26],"is":[27],"coupled":[28],"with":[29],"radical":[30],"software":[31],"restructuring":[32],"to":[33,37],"widely-used":[34],"Bowtie2":[35],"aligner":[36],"deliver":[38],"end-to-end":[39],"speedup":[40],"while":[41],"preserving":[42],"accuracy.":[43]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}