{"id":"https://openalex.org/W3173965919","doi":"https://doi.org/10.1145/3468044.3468049","title":"A programming environment for multi-FPGA systems based on CyberWorkBench","display_name":"A programming environment for multi-FPGA systems based on CyberWorkBench","publication_year":2021,"publication_date":"2021-06-21","ids":{"openalex":"https://openalex.org/W3173965919","doi":"https://doi.org/10.1145/3468044.3468049","mag":"3173965919"},"language":"en","primary_location":{"id":"doi:10.1145/3468044.3468049","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020459661","display_name":"Hiroaki Suzuki","orcid":"https://orcid.org/0000-0003-4281-1007"},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Suzuki","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102853782","display_name":"Wataru Takahashi","orcid":"https://orcid.org/0000-0002-0958-030X"},"institutions":[{"id":"https://openalex.org/I118347220","display_name":"NEC (Japan)","ror":"https://ror.org/04jndar25","country_code":"JP","type":"company","lineage":["https://openalex.org/I118347220"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Wataru Takahashi","raw_affiliation_strings":["NEC Corporation, Shiba, Minato-ku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NEC Corporation, Shiba, Minato-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I118347220"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100885113","display_name":"Kazutoshi Wakabayashi","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Kazutoshi Wakabayashi","raw_affiliation_strings":["The University of Tokyo, Hongo, Bunkyo-ku, Tokyo, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Tokyo, Hongo, Bunkyo-ku, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113742339","display_name":"Hideharu Amano","orcid":null},"institutions":[{"id":"https://openalex.org/I203951103","display_name":"Keio University","ror":"https://ror.org/02kn6nx58","country_code":"JP","type":"education","lineage":["https://openalex.org/I203951103"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hideharu Amano","raw_affiliation_strings":["Keio University, Hiyoshi, Yokohama, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Keio University, Hiyoshi, Yokohama, Japan","institution_ids":["https://openalex.org/I203951103"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4467,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49442939,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8288516998291016},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7818567752838135},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6384164094924927},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6350228786468506},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.6331577897071838},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6280106902122498},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6260555982589722},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.602821946144104},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.45677441358566284},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3745920658111572},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3444257974624634},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12422454357147217}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8288516998291016},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7818567752838135},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6384164094924927},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6350228786468506},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.6331577897071838},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6280106902122498},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6260555982589722},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.602821946144104},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.45677441358566284},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3745920658111572},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3444257974624634},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12422454357147217}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3468044.3468049","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3468044.3468049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 11th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2112796928","https://openalex.org/W2396203134","https://openalex.org/W2581860365","https://openalex.org/W2794748847","https://openalex.org/W2795751658","https://openalex.org/W2915470884","https://openalex.org/W2990314330","https://openalex.org/W3013901498","https://openalex.org/W3109100377","https://openalex.org/W3129582867","https://openalex.org/W3131073178"],"related_works":["https://openalex.org/W4300851787","https://openalex.org/W81604946","https://openalex.org/W2393030453","https://openalex.org/W4238487776","https://openalex.org/W2133071611","https://openalex.org/W4252858011","https://openalex.org/W2167813198","https://openalex.org/W2097593007","https://openalex.org/W1482369452","https://openalex.org/W2752828786"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,16,106,117,156,160],"multi-FPGA":[4,17],"programming":[5],"environment":[6],"based":[7],"on":[8,116],"NEC's":[9],"integrated":[10],"design":[11,98,162],"tool":[12],"CyberWorkBench":[13],"(CWB)":[14],"for":[15,86],"system":[18,119],"FiC":[19],"(Flow-in-Cloud).":[20],"Programmers":[21],"describe":[22],"their":[23],"program":[24],"in":[25],"SystemC":[26],"as":[27],"small":[28],"modules":[29,54],"connected":[30],"with":[31,38,52,91,159,171],"FIFO":[32],"channels,":[33],"then":[34],"verify":[35],"the":[36,39,46,62,75,79,96,121,124,130,138,144,166,176,185],"operation":[37,76],"behavioral":[40],"simulation":[41,70,127],"considering":[42,165],"parallel":[43,169],"execution.":[44],"After":[45],"high-level":[47],"synthesis":[48],"(HLS)":[49],"is":[50,65,71,89,101,112,148],"done":[51],"CWB,":[53],"distributed":[55],"to":[56,73],"each":[57,87],"board":[58,88,158],"are":[59,133],"decided,":[60],"and":[61,77,99,114,178,183],"interface":[63],"module":[64],"inserted.":[66],"The":[67],"cycle":[68,125],"accurate":[69,126],"applied":[72],"ensure":[74],"estimate":[78],"performance.":[80],"Finally,":[81],"generated":[82],"Verilog":[83],"HDL":[84],"code":[85],"implemented":[90,115,154],"Xilinx's":[92],"Vivado":[93],"just":[94],"like":[95],"traditional":[97,161],"configuration":[100],"obtained.":[102],"As":[103],"an":[104],"example,":[105],"simple":[107],"convolutional":[108],"neural":[109],"network":[110],"LeNet":[111,147],"described":[113],"real":[118,139],"using":[120],"tool.":[122,163],"Although":[123],"takes":[128],"105.34sec,":[129],"estimated":[131],"cycles":[132],"only":[134],"2.2%":[135],"difference":[136],"from":[137],"boards":[140,173],"execution":[141,170],"result.":[142],"Since":[143],"example":[145],"CNN":[146],"too":[149],"small,":[150],"it":[151],"can":[152,174],"be":[153],"into":[155,180],"single":[157],"However,":[164],"pipeline":[167],"execution,":[168],"two":[172],"distribute":[175],"input":[177],"output":[179],"different":[181],"FPGAs,":[182],"relax":[184],"bottleneck.":[186]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}