{"id":"https://openalex.org/W3199375732","doi":"https://doi.org/10.1145/3466752.3480065","title":"Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs","display_name":"Cohmeleon: Learning-Based Orchestration of Accelerator Coherence in Heterogeneous SoCs","publication_year":2021,"publication_date":"2021-10-17","ids":{"openalex":"https://openalex.org/W3199375732","doi":"https://doi.org/10.1145/3466752.3480065","mag":"3199375732"},"language":"en","primary_location":{"id":"doi:10.1145/3466752.3480065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3466752.3480065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2109.06382","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Joseph Zuckerman","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joseph Zuckerman","raw_affiliation_strings":["Columbia University, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, United States of America","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Davide Giri","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Davide Giri","raw_affiliation_strings":["Columbia University, United States of America"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, United States of America","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jihye Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jihye Kwon","raw_affiliation_strings":["Columbia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Paolo Mantovani","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Columbia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":null,"display_name":"Luca P. Carloni","orcid":null},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Columbia University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8321,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.90751799,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"350","last_page":"365"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5379999876022339},{"id":"https://openalex.org/keywords/coherence","display_name":"Coherence (philosophical gambling strategy)","score":0.45320001244544983},{"id":"https://openalex.org/keywords/cache-coherence","display_name":"Cache coherence","score":0.4404999911785126},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.4327999949455261},{"id":"https://openalex.org/keywords/orchestration","display_name":"Orchestration","score":0.39500001072883606},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.39309999346733093}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7365000247955322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5411999821662903},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5379999876022339},{"id":"https://openalex.org/C2781181686","wikidata":"https://www.wikidata.org/wiki/Q4226068","display_name":"Coherence (philosophical gambling strategy)","level":2,"score":0.45320001244544983},{"id":"https://openalex.org/C141917322","wikidata":"https://www.wikidata.org/wiki/Q1025017","display_name":"Cache coherence","level":5,"score":0.4404999911785126},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.4327999949455261},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4300999939441681},{"id":"https://openalex.org/C199168358","wikidata":"https://www.wikidata.org/wiki/Q3367000","display_name":"Orchestration","level":3,"score":0.39500001072883606},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.39309999346733093},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33709999918937683},{"id":"https://openalex.org/C2982832238","wikidata":"https://www.wikidata.org/wiki/Q5531640","display_name":"General purpose","level":2,"score":0.32659998536109924},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.32120001316070557},{"id":"https://openalex.org/C117180269","wikidata":"https://www.wikidata.org/wiki/Q1377238","display_name":"VMEbus","level":3,"score":0.30239999294281006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30169999599456787},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.2874999940395355},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C2985909886","wikidata":"https://www.wikidata.org/wiki/Q193147","display_name":"Spatial coherence","level":3,"score":0.2572999894618988}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1145/3466752.3480065","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3466752.3480065","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2109.06382","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2109.06382","pdf_url":"https://arxiv.org/pdf/2109.06382","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2109.06382","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2109.06382","pdf_url":"https://arxiv.org/pdf/2109.06382","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5648443231","display_name":null,"funder_award_id":"1764000","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W32403112","https://openalex.org/W1974183555","https://openalex.org/W1982996921","https://openalex.org/W1986440187","https://openalex.org/W1999085092","https://openalex.org/W2009553719","https://openalex.org/W2012114780","https://openalex.org/W2019254738","https://openalex.org/W2034270503","https://openalex.org/W2047128179","https://openalex.org/W2050510749","https://openalex.org/W2062527253","https://openalex.org/W2065562952","https://openalex.org/W2076089313","https://openalex.org/W2085125624","https://openalex.org/W2088032806","https://openalex.org/W2091599698","https://openalex.org/W2100192144","https://openalex.org/W2104345864","https://openalex.org/W2122876246","https://openalex.org/W2143909327","https://openalex.org/W2158190559","https://openalex.org/W2289252105","https://openalex.org/W2333603443","https://openalex.org/W2530616559","https://openalex.org/W2625457103","https://openalex.org/W2790925711","https://openalex.org/W2884874829","https://openalex.org/W2900224194","https://openalex.org/W2908925809","https://openalex.org/W2910218719","https://openalex.org/W2925491732","https://openalex.org/W2945496227","https://openalex.org/W2950656546","https://openalex.org/W2951768877","https://openalex.org/W2963469459","https://openalex.org/W2973643951","https://openalex.org/W2979479926","https://openalex.org/W2980104813","https://openalex.org/W2985246042","https://openalex.org/W3027123178","https://openalex.org/W3029622172","https://openalex.org/W3036079062","https://openalex.org/W3036715599","https://openalex.org/W3047709334","https://openalex.org/W3081627712","https://openalex.org/W3153263805","https://openalex.org/W3207622241","https://openalex.org/W4234924654","https://openalex.org/W4237024478","https://openalex.org/W4249553981","https://openalex.org/W4312364354"],"related_works":[],"abstract_inverted_index":{"One":[0],"of":[1,6,25,55],"the":[2,19,27,38,62,75,78,82],"most":[3],"critical":[4],"aspects":[5],"integrating":[7],"loosely-coupled":[8],"accelerators":[9,32,42],"in":[10,23],"heterogeneous":[11],"SoC":[12,84],"architectures":[13],"is":[14],"orchestrating":[15],"their":[16,44],"interactions":[17],"with":[18],"memory":[20,35],"hierarchy,":[21,40],"especially":[22],"terms":[24],"navigating":[26],"various":[28],"cache-coherence":[29,64],"options:":[30],"from":[31],"accessing":[33],"off-chip":[34],"directly,":[36],"bypassing":[37],"cache":[39],"to":[41],"having":[43],"own":[45],"private":[46],"cache.":[47],"By":[48],"running":[49],"real-size":[50],"applications":[51],"on":[52,74],"FPGA-based":[53],"prototypes":[54],"many-accelerator":[56],"multi-core":[57],"SoCs,":[58],"we":[59],"show":[60],"that":[61],"best":[63],"mode":[65],"for":[66],"a":[67],"given":[68],"accelerator":[69],"varies":[70],"at":[71],"runtime,":[72],"depending":[73],"accelerator\u2019s":[76],"characteristics,":[77],"workload":[79],"size,":[80],"and":[81],"overall":[83],"status.":[85]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":4}],"updated_date":"2026-06-13T07:54:00.901334","created_date":"2021-09-27T00:00:00"}