{"id":"https://openalex.org/W3209102573","doi":"https://doi.org/10.1145/3464298.3493388","title":"Xar-trek","display_name":"Xar-trek","publication_year":2021,"publication_date":"2021-12-02","ids":{"openalex":"https://openalex.org/W3209102573","doi":"https://doi.org/10.1145/3464298.3493388","mag":"3209102573"},"language":"en","primary_location":{"id":"doi:10.1145/3464298.3493388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3464298.3493388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3464298.3493388","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Middleware Conference","raw_type":"proceedings-article"},"type":"preprint","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"gold","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3464298.3493388","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060199168","display_name":"Edson Lemos Horta","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Edson Horta","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063746959","display_name":"Ho-Ren Chuang","orcid":"https://orcid.org/0000-0002-6703-8930"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ho-Ren Chuang","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035903443","display_name":"Naarayanan Rao VSathish","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naarayanan Rao VSathish","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047195734","display_name":"Cesar Philippidis","orcid":"https://orcid.org/0000-0001-7300-0958"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Cesar Philippidis","raw_affiliation_strings":["Rasec Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rasec Tech","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020398289","display_name":"Antonio Barbalace","orcid":"https://orcid.org/0000-0003-1641-0779"},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Antonio Barbalace","raw_affiliation_strings":["The University of Edinburgh, Edinburgh, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101759281","display_name":"Pierre Olivier","orcid":"https://orcid.org/0000-0001-7781-1299"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Pierre Olivier","raw_affiliation_strings":["The University of Manchester, Manchester, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of Manchester, Manchester, UK","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067528153","display_name":"Binoy Ravindran","orcid":"https://orcid.org/0000-0002-8663-739X"},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Binoy Ravindran","raw_affiliation_strings":["Virginia Tech"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virginia Tech","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4158,"has_fulltext":true,"cited_by_count":7,"citation_normalized_percentile":{"value":0.81255743,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"104","last_page":"118"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9785000085830688,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9708999991416931,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6813264489173889}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6813264489173889}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1145/3464298.3493388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3464298.3493388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3464298.3493388","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Middleware Conference","raw_type":"proceedings-article"},{"id":"pmh:oai:arXiv.org:2110.14751","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2110.14751","pdf_url":"https://arxiv.org/pdf/2110.14751","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},{"id":"pmh:oai:pure.ed.ac.uk:openaire/336c14d6-d8f2-4188-ab68-d35c2d2b4385","is_oa":true,"landing_page_url":"https://www.research.ed.ac.uk/en/publications/336c14d6-d8f2-4188-ab68-d35c2d2b4385","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Horta, E, Chuang, H-R, VSathish, N R, Philippidis, C, Barbalace, A, Olivier, P & Ravindran, B 2021, Xar-Trek: Run-Time Execution Migration among FPGAs and Heterogeneous-ISA CPUs. in Proceedings of the 22nd International Middleware Conference. New York, NY, USA, pp. 104\u2013118, 22nd International Middleware Conference 2021, 6/12/21. https://doi.org/10.1145/3464298.3493388","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.ed.ac.uk:publications/336c14d6-d8f2-4188-ab68-d35c2d2b4385","is_oa":true,"landing_page_url":"http://hdl.handle.net/20.500.11820/336c14d6-d8f2-4188-ab68-d35c2d2b4385","pdf_url":null,"source":{"id":"https://openalex.org/S4406922455","display_name":"Edinburgh Research Explorer","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""},{"id":"pmh:oai:vtechworks.lib.vt.edu:10919/112059","is_oa":true,"landing_page_url":"http://hdl.handle.net/10919/112059","pdf_url":null,"source":{"id":"https://openalex.org/S4306400248","display_name":"VTechWorks (Virginia Tech)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I859038795","host_organization_name":"Virginia Tech","host_organization_lineage":["https://openalex.org/I859038795"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Text"}],"best_oa_location":{"id":"doi:10.1145/3464298.3493388","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3464298.3493388","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3464298.3493388","source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 22nd International Middleware Conference","raw_type":"proceedings-article"},"sustainable_development_goals":[{"display_name":"Reduced inequalities","id":"https://metadata.un.org/sdg/10","score":0.6899999976158142}],"awards":[{"id":"https://openalex.org/G3373100475","display_name":null,"funder_award_id":"N00014-18-1-2022, N00014-19-1-2493, N00014-21- 1-2523","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G3838260641","display_name":null,"funder_award_id":"N00014-18-1-2022, N00014-19-1-2493","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G6475414601","display_name":null,"funder_award_id":"N00014-19-1-2493","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G6991968366","display_name":null,"funder_award_id":"N00014-18-1-2022","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"},{"id":"https://openalex.org/G8876996369","display_name":null,"funder_award_id":"N00014","funder_id":"https://openalex.org/F4320337345","funder_display_name":"Office of Naval Research"}],"funders":[{"id":"https://openalex.org/F4320337345","display_name":"Office of Naval Research","ror":"https://ror.org/00rk2pe57"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3209102573.pdf","grobid_xml":"https://content.openalex.org/works/W3209102573.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W98223237","https://openalex.org/W1527769104","https://openalex.org/W1539689205","https://openalex.org/W1974264097","https://openalex.org/W1979594720","https://openalex.org/W1983545421","https://openalex.org/W1987755808","https://openalex.org/W2028069406","https://openalex.org/W2034919323","https://openalex.org/W2110653637","https://openalex.org/W2149743155","https://openalex.org/W2156858199","https://openalex.org/W2219576555","https://openalex.org/W2264380155","https://openalex.org/W2284104857","https://openalex.org/W2289231618","https://openalex.org/W2524556139","https://openalex.org/W2600423655","https://openalex.org/W2734941459","https://openalex.org/W2762432325","https://openalex.org/W2788211964","https://openalex.org/W2884367402","https://openalex.org/W2900463239","https://openalex.org/W2904735384","https://openalex.org/W2914209329","https://openalex.org/W2920744711","https://openalex.org/W2927326457","https://openalex.org/W2929786106","https://openalex.org/W2933270146","https://openalex.org/W2950567617","https://openalex.org/W2955762123","https://openalex.org/W2963566548","https://openalex.org/W2977607744","https://openalex.org/W3003957978","https://openalex.org/W3004192010","https://openalex.org/W3007996843","https://openalex.org/W3010622806","https://openalex.org/W3012088208","https://openalex.org/W3012355544","https://openalex.org/W3015467238","https://openalex.org/W3035066704","https://openalex.org/W3043776758","https://openalex.org/W3093571597","https://openalex.org/W3093987948","https://openalex.org/W3094209337","https://openalex.org/W3180098561","https://openalex.org/W4232200297","https://openalex.org/W4248327003","https://openalex.org/W4248680079"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Datacenter":[0],"servers":[1],"are":[2],"increasingly":[3],"heterogeneous:":[4],"from":[5],"x86":[6],"host":[7],"CPUs,":[8,153,156],"to":[9,16,118,122,140],"ARM":[10],"or":[11,121],"RISC-V":[12],"CPUs":[13,30,104,124],"in":[14,49],"NICs/SSDs,":[15],"FPGAs.":[17],"Previous":[18],"works":[19],"have":[20,45],"demonstrated":[21],"that":[22,50,78,135],"migrating":[23],"application":[24,60,85,92,116,137],"execution":[25,100],"at":[26,107],"run-time":[27,75,110],"across":[28],"heterogeneous-ISA":[29,103,123],"can":[31],"yield":[32],"significant":[33],"performance":[34,164],"and":[35,65,74,90,105,114,157],"energy":[36],"gains,":[37],"with":[38,150],"relatively":[39],"little":[40],"programmer":[41],"effort.":[42],"However,":[43],"FPGAs":[44,55,106],"often":[46],"been":[47],"overlooked":[48],"context:":[51],"hardware":[52],"acceleration":[53,95],"using":[54],"involves":[56],"statically":[57],"implementing":[58],"select":[59,91],"functions,":[61],"which":[62],"prohibits":[63],"dynamic":[64],"transparent":[66],"migration.":[67],"We":[68,130],"present":[69],"Xar-Trek,":[70],"a":[71,127,132,148],"new":[72],"compiler":[73],"software":[76],"framework":[77],"overcomes":[79],"this":[80],"limitation.":[81],"Xar-Trek":[82],"compiles":[83],"an":[84,97,119,158],"for":[86,94],"several":[87],"CPU":[88],"ISAs":[89],"functions":[93,117],"on":[96,126,147],"FPGA,":[98],"allowing":[99],"migration":[101],"between":[102],"run-time.":[108],"Xar-Trek's":[109],"monitors":[111],"server":[112,152,155],"workloads":[113],"migrates":[115],"FPGA":[120],"based":[125],"scheduling":[128,142],"policy.":[129],"develop":[131],"heuristic":[133],"policy":[134],"uses":[136],"workload":[138],"profiles":[139],"make":[141],"decisions.":[143],"Our":[144],"evaluations":[145],"conducted":[146],"system":[149],"x86-64":[151],"ARM64":[154],"Alveo":[159],"accelerator":[160],"card":[161],"reveal":[162],"88%-l%":[163],"gains":[165],"over":[166],"no-migration":[167],"baselines.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2021-11-08T00:00:00"}