{"id":"https://openalex.org/W3177135001","doi":"https://doi.org/10.1145/3453688.3461528","title":"Energy-Efficient Hybrid-RAM with Hybrid Bit-Serial based VMM Support","display_name":"Energy-Efficient Hybrid-RAM with Hybrid Bit-Serial based VMM Support","publication_year":2021,"publication_date":"2021-06-18","ids":{"openalex":"https://openalex.org/W3177135001","doi":"https://doi.org/10.1145/3453688.3461528","mag":"3177135001"},"language":"en","primary_location":{"id":"doi:10.1145/3453688.3461528","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043209724","display_name":"Chen Nie","orcid":"https://orcid.org/0000-0002-8811-156X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chen Nie","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030005076","display_name":"Jie Lin","orcid":"https://orcid.org/0000-0002-8971-0660"},"institutions":[{"id":"https://openalex.org/I106165777","display_name":"University of Central Florida","ror":"https://ror.org/036nfer12","country_code":"US","type":"education","lineage":["https://openalex.org/I106165777"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jie Lin","raw_affiliation_strings":["University of Central Florida, Orlando, FL, USA"],"affiliations":[{"raw_affiliation_string":"University of Central Florida, Orlando, FL, USA","institution_ids":["https://openalex.org/I106165777"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101873903","display_name":"Huan Hu","orcid":"https://orcid.org/0000-0003-0119-5789"},"institutions":[{"id":"https://openalex.org/I72951846","display_name":"Washington State University","ror":"https://ror.org/05dk0ce17","country_code":"US","type":"education","lineage":["https://openalex.org/I72951846"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Huan Hu","raw_affiliation_strings":["Washington State University, Pullmam, WA, USA"],"affiliations":[{"raw_affiliation_string":"Washington State University, Pullmam, WA, USA","institution_ids":["https://openalex.org/I72951846"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053801300","display_name":"Li Jiang","orcid":"https://orcid.org/0000-0002-7353-8798"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li Jiang","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056632010","display_name":"Xiaoyao Liang","orcid":"https://orcid.org/0000-0002-2790-5884"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyao Liang","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036755436","display_name":"Zhezhi He","orcid":"https://orcid.org/0000-0002-6357-236X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhezhi He","raw_affiliation_strings":["Shanghai Jiao Tong University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5043209724"],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06174885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"31","issue":null,"first_page":"347","last_page":"352"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7386953830718994},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7360246181488037},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6245580911636353},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4660288989543915},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.41173624992370605},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33091598749160767}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7386953830718994},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7360246181488037},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6245580911636353},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4660288989543915},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.41173624992370605},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33091598749160767},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3453688.3461528","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1983096721","https://openalex.org/W1999085092","https://openalex.org/W2010202670","https://openalex.org/W2073748734","https://openalex.org/W2097117768","https://openalex.org/W2396622873","https://openalex.org/W2508602506","https://openalex.org/W2518281301","https://openalex.org/W2591601611","https://openalex.org/W2614475470","https://openalex.org/W2766489088","https://openalex.org/W2782511028","https://openalex.org/W2798372937","https://openalex.org/W2801000640","https://openalex.org/W2899641901","https://openalex.org/W2904299207","https://openalex.org/W2911910392","https://openalex.org/W2914262686","https://openalex.org/W2915041608","https://openalex.org/W2946522000","https://openalex.org/W2976137532","https://openalex.org/W3100639723","https://openalex.org/W3125984961","https://openalex.org/W4230315356","https://openalex.org/W4236965008","https://openalex.org/W4237249260","https://openalex.org/W4300378195"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W3211992815"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"HRAM,":[3],"a":[4,64],"SRAM-based":[5],"hybrid":[6],"memory":[7],"bit-cell":[8,16],"for":[9,21,32,85,142],"energy-efficient":[10],"in-memory":[11,124],"computing":[12,125],"purpose.":[13],"The":[14],"HRAM":[15,42,102,122],"consists":[17],"of":[18,53,75],"conventional":[19],"6T-SRAM":[20],"static":[22],"data":[23,34],"storage,":[24],"and":[25,30,79,91,99,110,131,136],"extra":[26],"one":[27],"accessing":[28],"transistor":[29],"capacitor":[31],"caching":[33],"temporarily":[35],"then":[36],"conduct":[37,107],"the":[38,41,45,50,58,116,121,128],"computation":[39],"within":[40],"array.":[43],"As":[44],"Vector-Matrix":[46],"Multiplication":[47],"(VMM)":[48],"is":[49,63],"dominant":[51],"operation":[52],"neural":[54],"network":[55,87],"inference,":[56],"performing":[57],"VMM":[59,81],"in":[60,67,139],"bit-serial":[61,76],"fashion":[62],"popular":[65],"method":[66],"recent":[68],"works.":[69],"Meanwhile,":[70],"there":[71],"are":[72],"two":[73],"variants":[74],"VMM,":[77],"digital":[78],"analog":[80],"respectively,":[82,138],"which":[83],"fits":[84],"varying":[86],"topology":[88],"(e.g.,":[89],"ResNet":[90],"MobileNet":[92],"correspondingly).":[93],"Through":[94],"designing":[95],"re-configurable":[96],"sensing":[97],"module":[98],"peripherals,":[100],"our":[101],"can":[103],"be":[104],"configured":[105],"to":[106],"both":[108],"DVMM":[109],"AVMM":[111],"efficiently.":[112],"With":[113],"65nm":[114],"technology,":[115],"cross-layer":[117],"simulation":[118],"indicates":[119],"that":[120],"based":[123],"accelerator":[126],"outperforms":[127],"state-of-the-art":[129],"CSRAM":[130],"MBC":[132],"design":[133],"by":[134],"1.94\u00d7/1.81\u00d7":[135],"1.95\u00d7/11\u00d7":[137],"energy":[140],"efficiency":[141],"ResNet-50/MobileNet-V2.":[143]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}