{"id":"https://openalex.org/W3173428328","doi":"https://doi.org/10.1145/3453688.3461499","title":"Computing Utilization Enhancement for Chiplet-based Homogeneous Processing-in-Memory Deep Learning Processors","display_name":"Computing Utilization Enhancement for Chiplet-based Homogeneous Processing-in-Memory Deep Learning Processors","publication_year":2021,"publication_date":"2021-06-18","ids":{"openalex":"https://openalex.org/W3173428328","doi":"https://doi.org/10.1145/3453688.3461499","mag":"3173428328"},"language":"en","primary_location":{"id":"doi:10.1145/3453688.3461499","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079670597","display_name":"Bo Jiao","orcid":"https://orcid.org/0000-0002-8173-8060"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Bo Jiao","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037971089","display_name":"Haozhe Zhu","orcid":"https://orcid.org/0000-0002-6412-3996"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haozhe Zhu","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100772154","display_name":"Jinshan Zhang","orcid":"https://orcid.org/0000-0002-7486-9898"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinshan Zhang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100605358","display_name":"Shunli Wang","orcid":"https://orcid.org/0000-0003-0485-8082"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shunli Wang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060001684","display_name":"Xiaoyang Kang","orcid":"https://orcid.org/0000-0003-4372-9531"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Kang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100414906","display_name":"Lihua Zhang","orcid":"https://orcid.org/0000-0003-0467-4347"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lihua Zhang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100350102","display_name":"Mingyu Wang","orcid":"https://orcid.org/0000-0001-5722-9752"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mingyu Wang","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051205321","display_name":"Chixiao Chen","orcid":"https://orcid.org/0000-0002-5980-4236"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chixiao Chen","raw_affiliation_strings":["Fudan University, Shanghai, China"],"affiliations":[{"raw_affiliation_string":"Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5079670597"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.2005,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.49617868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"241","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8179421424865723},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.7854151725769043},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.591204047203064},{"id":"https://openalex.org/keywords/deep-learning","display_name":"Deep learning","score":0.5045729875564575},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.485313355922699},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4744597375392914},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4628879725933075},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.4295107126235962},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.42524996399879456},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40060532093048096},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3625869154930115},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3312021493911743},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3311161994934082},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.32137471437454224},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.23717471957206726},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.22911503911018372},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1448027789592743},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1380988359451294}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8179421424865723},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.7854151725769043},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.591204047203064},{"id":"https://openalex.org/C108583219","wikidata":"https://www.wikidata.org/wiki/Q197536","display_name":"Deep learning","level":2,"score":0.5045729875564575},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.485313355922699},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4744597375392914},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4628879725933075},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.4295107126235962},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.42524996399879456},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40060532093048096},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3625869154930115},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3312021493911743},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3311161994934082},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.32137471437454224},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.23717471957206726},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.22911503911018372},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1448027789592743},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1380988359451294}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3453688.3461499","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461499","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4300000071525574,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W2082910782","https://openalex.org/W2095858451","https://openalex.org/W2289252105","https://openalex.org/W2518281301","https://openalex.org/W2606722458","https://openalex.org/W2613989746","https://openalex.org/W2772144122","https://openalex.org/W2791952321","https://openalex.org/W2809110207","https://openalex.org/W2884166449","https://openalex.org/W2980104813","https://openalex.org/W2999356938","https://openalex.org/W3015432327","https://openalex.org/W3015655039","https://openalex.org/W3016082253","https://openalex.org/W3016212306","https://openalex.org/W3049058081","https://openalex.org/W3092240006","https://openalex.org/W4243519499","https://openalex.org/W4249745365","https://openalex.org/W6749042210","https://openalex.org/W6753407506"],"related_works":["https://openalex.org/W2137624371","https://openalex.org/W3180803030","https://openalex.org/W2993507867","https://openalex.org/W3087415768","https://openalex.org/W3025845664","https://openalex.org/W2143690511","https://openalex.org/W1591576069","https://openalex.org/W2036525499","https://openalex.org/W2911341978","https://openalex.org/W4389476357"],"abstract_inverted_index":{"This":[0,92],"paper":[1,35],"presents":[2],"a":[3,38,47,51,78,125,132,141,147],"design":[4],"strategy":[5,85,93],"of":[6,30,46,66,112,144,153],"chiplet-based":[7],"processing-in-memory":[8,127],"systems":[9],"for":[10],"deep":[11,31],"neural":[12],"network":[13],"applications.":[14],"Monolithic":[15],"silicon":[16],"chips":[17],"are":[18],"area":[19],"and":[20],"power":[21],"limited,":[22],"failing":[23],"to":[24,50,70,88,98,177],"catch":[25],"the":[26,44,59,63,71,103,108,110,113,122,154,167,171],"recent":[27],"rapid":[28],"growth":[29],"learning":[32],"algorithms.":[33],"The":[34,150],"first":[36],"demonstrates":[37],"straightforward":[39,60],"layer-wise":[40],"method":[41],"that":[42,58],"partitions":[43],"workload":[45],"monolithic":[48],"accelerator":[49],"multi-chiplet":[52],"pipeline.":[53],"A":[54,82],"quantitative":[55],"analysis":[56],"shows":[57],"separation":[61],"degrades":[62],"overall":[64,155],"utilization":[65,172],"computing":[67,104],"resources":[68],"due":[69],"reduced":[72],"on-chiplet":[73],"memory":[74,80,162],"size,":[75],"thus":[76],"introducing":[77],"higher":[79],"wall.":[81],"tile":[83,168],"interleaving":[84,169],"is":[86,117,129,157,164,173],"proposed":[87,123],"overcome":[89],"such":[90],"degradation.":[91],"can":[94,139],"segment":[95],"one":[96],"layer":[97],"different":[99],"chiplets":[100],"which":[101],"maximizes":[102],"utilization.":[105],"To":[106,120],"facilitate":[107],"strategy,":[109,124,170],"modification":[111],"chiplet":[114,138],"system":[115,128,156],"hardware":[116],"also":[118],"discussed.":[119],"validate":[121],"nine-chiplet":[126],"evaluated":[130],"with":[131],"custom-designed":[133],"object":[134],"detection":[135],"network.":[136],"Each":[137],"achieve":[140],"peak":[142,151],"performance":[143,152],"204.8GOPS":[145],"at":[146],"100-MHz":[148],"rate.":[149],"1.711TOPS,":[158],"where":[159],"no":[160],"off-chip":[161],"access":[163],"needed.":[165],"By":[166],"improved":[174],"from":[175],"53.9":[176],"92.8":[178]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}