{"id":"https://openalex.org/W3177352122","doi":"https://doi.org/10.1145/3453688.3461488","title":"Improving Lifetime of Non-Volatile Memory Caches by Logical Partitioning","display_name":"Improving Lifetime of Non-Volatile Memory Caches by Logical Partitioning","publication_year":2021,"publication_date":"2021-06-18","ids":{"openalex":"https://openalex.org/W3177352122","doi":"https://doi.org/10.1145/3453688.3461488","mag":"3177352122"},"language":"en","primary_location":{"id":"doi:10.1145/3453688.3461488","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100647342","display_name":"S. Sivakumar","orcid":"https://orcid.org/0009-0001-3343-4062"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Sivakumar","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063082639","display_name":"Tawfiq Khader","orcid":null},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"T.M. Abdul Khader","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021641760","display_name":"John Jose","orcid":"https://orcid.org/0000-0002-0314-8778"},"institutions":[{"id":"https://openalex.org/I1317621060","display_name":"Indian Institute of Technology Guwahati","ror":"https://ror.org/0022nd079","country_code":"IN","type":"education","lineage":["https://openalex.org/I1317621060"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"John Jose","raw_affiliation_strings":["Indian Institute of Technology Guwahati, Guwahati, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Guwahati, Guwahati, India","institution_ids":["https://openalex.org/I1317621060"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9439,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72542113,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"123","last_page":"128"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.807344377040863},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.7521267533302307},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6804687976837158},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6221699118614197},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5903443098068237},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5397198796272278},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4740143418312073},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3428637385368347},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2741340398788452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.807344377040863},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.7521267533302307},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6804687976837158},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6221699118614197},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5903443098068237},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5397198796272278},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4740143418312073},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3428637385368347},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2741340398788452}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3453688.3461488","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461488","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1963958751","https://openalex.org/W1984574424","https://openalex.org/W2010202670","https://openalex.org/W2036853599","https://openalex.org/W2125428294","https://openalex.org/W2131209347","https://openalex.org/W2147657366","https://openalex.org/W2258963578","https://openalex.org/W2270110274","https://openalex.org/W2603574511","https://openalex.org/W2900554090","https://openalex.org/W2911014417","https://openalex.org/W6659722374"],"related_works":["https://openalex.org/W3120961607","https://openalex.org/W4401568740","https://openalex.org/W3148568549","https://openalex.org/W2098207691","https://openalex.org/W1648516568","https://openalex.org/W361036515","https://openalex.org/W2161286015","https://openalex.org/W4392590355","https://openalex.org/W2269474412","https://openalex.org/W2783549708"],"abstract_inverted_index":{"We":[0],"are":[1,14],"in":[2,79,87],"an":[3],"era":[4],"of":[5,69,72,119,149],"highly":[6],"data-intensive":[7],"applications,":[8],"and":[9,38,84,106,124,145,154,160,167],"the":[10,30,67,73,80,88,100,104,131,141,147],"existing":[11],"memory":[12],"technologies":[13],"inadequate":[15],"to":[16,29,58,129],"meet":[17],"their":[18],"challenges.":[19],"Non-Volatile":[20],"Memories":[21],"(NVMs)":[22],"have":[23],"emerged":[24],"as":[25],"a":[26],"cost-effective":[27],"alternative":[28],"conventional":[31],"SRAM":[32],"based":[33],"Last":[34],"Level":[35],"Caches":[36],"(LLC)":[37],"DRAM-based":[39],"main":[40],"memories;":[41],"however,":[42],"they":[43],"suffer":[44],"from":[45],"limited":[46],"write":[47,101,142],"endurance.":[48],"Applications":[49],"having":[50],"non-uniform":[51],"writes":[52,132],"will":[53],"cause":[54],"heavily":[55],"written":[56,63],"blocks":[57,108],"fail":[59],"faster":[60],"than":[61],"lightly":[62],"blocks,":[64],"thereby":[65],"reducing":[66],"lifetime":[68,148],"NVMs.":[70],"Most":[71],"modern":[74],"processors":[75],"use":[76],"split":[77],"organization":[78,86],"first":[81],"level":[82],"cache":[83,90],"unified":[85,112],"subsequent":[89],"levels.":[91],"Our":[92,134],"proposed":[93],"approach,":[94],"ViSC":[95,139],"(Virtually":[96],"Split":[97],"Cache)":[98],"explores":[99],"variation":[102],"across":[103],"data":[105,125],"instruction":[107,123],"by":[109,151,163],"virtually":[110],"splitting":[111],"LLC":[113,120],"for":[114,157],"wear-leveling.":[115],"The":[116],"logical":[117],"mapping":[118],"ways":[121],"into":[122],"is":[126],"interchanged":[127],"periodically":[128],"distribute":[130],"uniformly.":[133],"experimental":[135],"results":[136],"show":[137],"that":[138],"reduces":[140],"variations":[143],"significantly":[144],"improves":[146],"NVMs":[150],"1.94,":[152],"2.06,":[153],"1.72":[155],"times":[156],"unicore,":[158],"dual-core,":[159],"quad-core,":[161],"respectively,":[162],"incurring":[164],"negligible":[165],"power":[166],"area":[168],"overheads.":[169]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}