{"id":"https://openalex.org/W3177373840","doi":"https://doi.org/10.1145/3453688.3461484","title":"APUF-BNN","display_name":"APUF-BNN","publication_year":2021,"publication_date":"2021-06-18","ids":{"openalex":"https://openalex.org/W3177373840","doi":"https://doi.org/10.1145/3453688.3461484","mag":"3177373840"},"language":"en","primary_location":{"id":"doi:10.1145/3453688.3461484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064996021","display_name":"Pranesh Santikellur","orcid":null},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pranesh Santikellur","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077271082","display_name":"Rijoy Mukherjee","orcid":"https://orcid.org/0000-0002-8432-3418"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rijoy Mukherjee","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049426113","display_name":"Rajat Subhra Chakraborty","orcid":"https://orcid.org/0000-0003-3588-163X"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajat Subhra Chakraborty","raw_affiliation_strings":["Indian Institute of Technology Kharagpur, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5064996021"],"corresponding_institution_ids":["https://openalex.org/I145894827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09386503,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"89","last_page":"94"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9869999885559082,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.7747317552566528},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7374337315559387},{"id":"https://openalex.org/keywords/boolean-function","display_name":"Boolean function","score":0.6946381330490112},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6755326390266418},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6527718305587769},{"id":"https://openalex.org/keywords/boolean-circuit","display_name":"Boolean circuit","score":0.5930781960487366},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5713616609573364},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5115262269973755},{"id":"https://openalex.org/keywords/boolean-expression","display_name":"Boolean expression","score":0.49448251724243164},{"id":"https://openalex.org/keywords/and-inverter-graph","display_name":"And-inverter graph","score":0.48582813143730164},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4771413505077362},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4674813151359558},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4554339349269867},{"id":"https://openalex.org/keywords/cad","display_name":"CAD","score":0.4372135400772095},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.40737852454185486},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4031106233596802},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3310052752494812},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.271837055683136},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0782633125782013}],"concepts":[{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.7747317552566528},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7374337315559387},{"id":"https://openalex.org/C187455244","wikidata":"https://www.wikidata.org/wiki/Q942353","display_name":"Boolean function","level":2,"score":0.6946381330490112},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6755326390266418},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6527718305587769},{"id":"https://openalex.org/C141796577","wikidata":"https://www.wikidata.org/wiki/Q837479","display_name":"Boolean circuit","level":3,"score":0.5930781960487366},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5713616609573364},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5115262269973755},{"id":"https://openalex.org/C158465420","wikidata":"https://www.wikidata.org/wiki/Q1979515","display_name":"Boolean expression","level":3,"score":0.49448251724243164},{"id":"https://openalex.org/C196836630","wikidata":"https://www.wikidata.org/wiki/Q4753279","display_name":"And-inverter graph","level":4,"score":0.48582813143730164},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4771413505077362},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4674813151359558},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4554339349269867},{"id":"https://openalex.org/C194789388","wikidata":"https://www.wikidata.org/wiki/Q17855283","display_name":"CAD","level":2,"score":0.4372135400772095},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.40737852454185486},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4031106233596802},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3310052752494812},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.271837055683136},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0782633125782013},{"id":"https://openalex.org/C199639397","wikidata":"https://www.wikidata.org/wiki/Q1788588","display_name":"Engineering drawing","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3453688.3461484","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3453688.3461484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 Great Lakes Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2016244202","https://openalex.org/W2052828598","https://openalex.org/W2080284304","https://openalex.org/W2267635276","https://openalex.org/W2321234954","https://openalex.org/W2577417592","https://openalex.org/W2609047018","https://openalex.org/W2761904588","https://openalex.org/W2899954960","https://openalex.org/W3008515144","https://openalex.org/W6732605566"],"related_works":["https://openalex.org/W2018822765","https://openalex.org/W83199760","https://openalex.org/W2150974517","https://openalex.org/W3127266383","https://openalex.org/W3029381898","https://openalex.org/W3212751295","https://openalex.org/W1568384982","https://openalex.org/W2063425181","https://openalex.org/W4226191681","https://openalex.org/W2090113622"],"abstract_inverted_index":{"Analysis":[0],"of":[1,16,46,73,98,109],"Physically":[2],"Unclocnable":[3],"Functions":[4],"(PUFs)":[5],"from":[6,89],"a":[7,32,38,47,60,69],"Boolean":[8,18,130],"function":[9],"perspective,":[10],"and":[11,29,115],"the":[12,42,99,121,143,157],"efficient":[13],"hardware":[14],"implementation":[15,34],"such":[17],"representations,":[19],"can":[20,35],"potentially":[21],"lead":[22],"to":[23,66,120,142,150],"interesting":[24],"insights":[25],"about":[26],"their":[27],"behavior":[28],"robustness.":[30],"Such":[31],"circuit":[33,71,124,160],"also":[36,155],"be":[37],"convenient":[39],"substitute":[40],"for":[41],"machine":[43],"learning":[44],"model":[45,97],"PUF":[48,76],"instance":[49,112],"in":[50,138],"PUF-based":[51],"security":[52],"protocols.":[53],"In":[54],"this":[55],"paper,":[56],"we":[57],"present":[58],"APUF-BN,":[59],"novel":[61],"computer-aided":[62],"design":[63],"(CAD)":[64],"framework":[65,104],"efficiently":[67],"generate":[68],"combinational":[70,123,159],"representation":[72,86,125,132,161],"an":[74,90,110],"Arbiter":[75],"(APUF)":[77],"instance,":[78],"which":[79],"accurately":[80],"mimics":[81],"its":[82],"input-output":[83],"behavior.":[84],"This":[85],"is":[87],"derived":[88,158],"optimized":[91,122,129],"fully-connected":[92],"Binarized":[93],"Neural":[94],"Network":[95],"(BNN)":[96],"APUF.":[100],"Our":[101],"fully-automated":[102],"CAD":[103],"takes":[105],"challenge-response":[106],"pairs":[107],"(CRPs)":[108],"APUF":[111],"as":[113,126],"input,":[114],"generates":[116],"Verilog":[117],"description":[118],"corresponding":[119],"output.":[127],"The":[128],"logic":[131],"achieves":[133],"more":[134],"than":[135],"24%":[136],"reduction":[137],"area":[139],"overhead":[140],"compared":[141],"unoptimized":[144],"BNN":[145],"representation,":[146],"while":[147],"achieving":[148],"close":[149],"98%":[151],"modeling":[152],"accuracy.":[153],"We":[154],"validate":[156],"on":[162],"Xilinx":[163],"Artix-7":[164],"FPGA":[165],"platform.":[166]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-04T09:04:59.091469","created_date":"2021-07-05T00:00:00"}