{"id":"https://openalex.org/W3152828401","doi":"https://doi.org/10.1145/3446210","title":"PERI","display_name":"PERI","publication_year":2021,"publication_date":"2021-04-14","ids":{"openalex":"https://openalex.org/W3152828401","doi":"https://doi.org/10.1145/3446210","mag":"3152828401"},"language":"en","primary_location":{"id":"doi:10.1145/3446210","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3446210","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3446210","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"diamond","oa_url":"https://dl.acm.org/doi/pdf/10.1145/3446210","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005791290","display_name":"Sugandha Tiwari","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Sugandha Tiwari","raw_affiliation_strings":["Indian Institute of Technology Madras, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007490713","display_name":"Neel Gala","orcid":"https://orcid.org/0000-0001-8611-6511"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Neel Gala","raw_affiliation_strings":["InCore Semiconductors Pvt. Ltd., India"],"affiliations":[{"raw_affiliation_string":"InCore Semiconductors Pvt. Ltd., India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038432102","display_name":"Chester Rebeiro","orcid":"https://orcid.org/0000-0001-8063-0026"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chester Rebeiro","raw_affiliation_strings":["Indian Institute of Technology Madras, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010004459","display_name":"V. Kamakoti","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"V. Kamakoti","raw_affiliation_strings":["Indian Institute of Technology Madras, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Madras, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5005791290"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":3.7867,"has_fulltext":true,"cited_by_count":33,"citation_normalized_percentile":{"value":0.93892253,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"18","issue":"3","first_page":"1","last_page":"26"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8826757669448853},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6405855417251587},{"id":"https://openalex.org/keywords/leverage","display_name":"Leverage (statistics)","score":0.5077069997787476},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.48878857493400574},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4828527569770813},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.4387699365615845},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4269682765007019},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4123260974884033},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36892446875572205},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34581559896469116},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2971133589744568}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8826757669448853},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6405855417251587},{"id":"https://openalex.org/C153083717","wikidata":"https://www.wikidata.org/wiki/Q6535263","display_name":"Leverage (statistics)","level":2,"score":0.5077069997787476},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.48878857493400574},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4828527569770813},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.4387699365615845},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4269682765007019},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4123260974884033},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36892446875572205},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34581559896469116},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2971133589744568},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3446210","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3446210","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3446210","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1145/3446210","is_oa":true,"landing_page_url":"https://doi.org/10.1145/3446210","pdf_url":"https://dl.acm.org/doi/pdf/10.1145/3446210","source":{"id":"https://openalex.org/S26056741","display_name":"ACM Transactions on Architecture and Code Optimization","issn_l":"1544-3566","issn":["1544-3566","1544-3973"],"is_oa":true,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Architecture and Code Optimization","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1769424602","display_name":null,"funder_award_id":"DST-FIST","funder_id":"https://openalex.org/F4320320719","funder_display_name":"Department of Science and Technology, Ministry of Science and Technology, India"}],"funders":[{"id":"https://openalex.org/F4320320719","display_name":"Department of Science and Technology, Ministry of Science and Technology, India","ror":"https://ror.org/0101xrq71"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W3152828401.pdf","grobid_xml":"https://content.openalex.org/works/W3152828401.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W2001619934","https://openalex.org/W2011835183","https://openalex.org/W2065281378","https://openalex.org/W2132729131","https://openalex.org/W2140196014","https://openalex.org/W2145023731","https://openalex.org/W2207050309","https://openalex.org/W2294097286","https://openalex.org/W2482880624","https://openalex.org/W2490345425","https://openalex.org/W2726443204","https://openalex.org/W2743322459","https://openalex.org/W2770593197","https://openalex.org/W2799131675","https://openalex.org/W2802631930","https://openalex.org/W2803148366","https://openalex.org/W2898897923","https://openalex.org/W2908782257","https://openalex.org/W2924943819","https://openalex.org/W2948396960","https://openalex.org/W2955474694","https://openalex.org/W2963711383","https://openalex.org/W2981569787","https://openalex.org/W2997591727","https://openalex.org/W3011681010","https://openalex.org/W3034668968","https://openalex.org/W3090047463","https://openalex.org/W3091454798","https://openalex.org/W3098871454","https://openalex.org/W4210389905","https://openalex.org/W4250533120"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4385730960","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W2128502296","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":{"Owing":[0],"to":[1,41,90,124,171,202],"the":[2,7,79,97,113,125,132,148,161,188,203,209,213,237,241,248],"failure":[3],"of":[4,15,26,85,100,116,163,192,212,222,235,252],"Dennard\u2019s":[5],"scaling,":[6],"past":[8],"decade":[9],"has":[10,144],"seen":[11],"a":[12,38,46,65,101,134],"steep":[13],"growth":[14],"prominent":[16],"new":[17],"paradigms":[18],"leveraging":[19],"opportunities":[20],"in":[21,35,220],"computer":[22],"architecture.":[23],"Two":[24],"technologies":[25,61],"interest":[27],"are":[28],"Posit":[29,32,67],"and":[30,43,63,103,112,127,190,227],"RISC-V.":[31,214,253],"was":[33],"introduced":[34],"mid-2017":[36],"as":[37,154,244],"viable":[39],"alternative":[40],"IEEE-754,":[42],"RISC-V":[44,69,86,149,242],"provides":[45,75],"commercial-grade":[47],"open":[48],"source":[49],"Instruction":[50],"Set":[51],"Architecture":[52],"(ISA).":[53],"In":[54],"this":[55,117],"article,":[56],"we":[57,166,197],"bring":[58],"these":[59],"two":[60,173],"together":[62],"propose":[64],"Configurable":[66],"Enabled":[68],"Core":[70],"called":[71],"PERI.":[72],"The":[73,110,141],"article":[74],"insights":[76],"on":[77,195],"how":[78],"Single-Precision":[80],"Floating":[81,106],"Point":[82,107],"(\u201cF\u201d)":[83],"extension":[84,211],"can":[87],"be":[88],"leveraged":[89],"support":[91,172],"posit":[92,105,142,164,169,217,238],"arithmetic.":[93],"We":[94,215,229],"also":[95,230],"present":[96,231],"implementation":[98],"details":[99],"parameterized":[102],"feature-complete":[104],"Unit":[108],"(FPU).":[109],"configurability":[111],"parameterization":[114],"features":[115],"unit":[118],"generate":[119],"optimal":[120],"hardware,":[121],"which":[122],"caters":[123],"accuracy":[126],"energy/area":[128],"tradeoffs":[129],"imposed":[130],"by":[131],"applications,":[133],"feature":[135],"not":[136],"possible":[137],"with":[138,147,218,240],"IEEE-754":[139,219],"implementation.":[140],"FPU":[143,170,239],"been":[145],"integrated":[146],"compliant":[150],"SHAKTI":[151],"C-class":[152],"core":[153,243],"an":[155,232,245],"execution":[156,191],"unit.":[157],"To":[158,186],"further":[159],"leverage":[160],"potential":[162],",":[165],"enhance":[167],"our":[168],"different":[174],"exponent":[175],"sizes":[176],"(with":[177],"posit-size":[178],"being":[179],"32-bits),":[180],"thereby":[181],"enabling":[182],"multiple-precision":[183],"at":[184],"runtime.":[185,228],"enable":[187],"compilation":[189],"C":[193,205],"programs":[194],"PERI,":[196],"have":[198],"made":[199],"minimal":[200],"modifications":[201],"GNU":[204],"Compiler":[206],"(GCC),":[207],"targeting":[208],"\u201cF\u201d":[210],"compare":[216],"terms":[221],"hardware":[223],"area,":[224],"application":[225],"accuracy,":[226],"alternate":[233],"methodology":[234],"integrating":[236],"accelerator":[246],"using":[247],"custom":[249],"opcode":[250],"space":[251]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2021-04-26T00:00:00"}