{"id":"https://openalex.org/W3137117590","doi":"https://doi.org/10.1145/3446001","title":"Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems","display_name":"Design Space Optimization of Shared Memory Architecture in Accelerator-rich Systems","publication_year":2021,"publication_date":"2021-03-13","ids":{"openalex":"https://openalex.org/W3137117590","doi":"https://doi.org/10.1145/3446001","mag":"3137117590"},"language":"en","primary_location":{"id":"doi:10.1145/3446001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3446001","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071973606","display_name":"Mitali Sinha","orcid":"https://orcid.org/0000-0001-8599-6174"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mitali Sinha","raw_affiliation_strings":["Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041465274","display_name":"Gade Sri Harsha","orcid":null},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Gade Sri Harsha","raw_affiliation_strings":["Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069572298","display_name":"Pramit Bhattacharyya","orcid":"https://orcid.org/0000-0002-3611-358X"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Pramit Bhattacharyya","raw_affiliation_strings":["Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012777677","display_name":"Sujay Deb","orcid":"https://orcid.org/0000-0002-6247-8718"},"institutions":[{"id":"https://openalex.org/I119939252","display_name":"Indraprastha Institute of Information Technology Delhi","ror":"https://ror.org/03vfp4g33","country_code":"IN","type":"education","lineage":["https://openalex.org/I119939252"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sujay Deb","raw_affiliation_strings":["Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indraprastha Institute of Information Technology Delhi, Okhla Phase III, New Delhi, Delhi, India","institution_ids":["https://openalex.org/I119939252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4158,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79433384,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"4","first_page":"1","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8851574659347534},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.7191917896270752},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.6174474954605103},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5758095383644104},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.5129873156547546},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5074753165245056},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4923163652420044},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.4610643982887268},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.44613415002822876},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.4363400936126709},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.4293113648891449},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.41781607270240784},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4095752239227295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3519955575466156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3371008038520813},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.30404675006866455},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2720649838447571}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8851574659347534},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.7191917896270752},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.6174474954605103},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5758095383644104},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.5129873156547546},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5074753165245056},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4923163652420044},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.4610643982887268},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.44613415002822876},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.4363400936126709},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.4293113648891449},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.41781607270240784},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4095752239227295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3519955575466156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3371008038520813},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.30404675006866455},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2720649838447571},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3446001","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3446001","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1505822854","https://openalex.org/W1627407520","https://openalex.org/W1956020392","https://openalex.org/W1971536112","https://openalex.org/W1980084436","https://openalex.org/W2012114780","https://openalex.org/W2028263411","https://openalex.org/W2041684917","https://openalex.org/W2050293815","https://openalex.org/W2071879227","https://openalex.org/W2074357199","https://openalex.org/W2088943630","https://openalex.org/W2098424147","https://openalex.org/W2110421595","https://openalex.org/W2112255157","https://openalex.org/W2117393779","https://openalex.org/W2129570925","https://openalex.org/W2142951442","https://openalex.org/W2145023843","https://openalex.org/W2160642395","https://openalex.org/W2289252105","https://openalex.org/W2464177207","https://openalex.org/W2475126267","https://openalex.org/W2522116871","https://openalex.org/W2539164723","https://openalex.org/W2561995440","https://openalex.org/W2760463717","https://openalex.org/W2769934311","https://openalex.org/W2889050294","https://openalex.org/W2906374897","https://openalex.org/W2911579567","https://openalex.org/W3017521908","https://openalex.org/W3140458327","https://openalex.org/W6719768283"],"related_works":["https://openalex.org/W120214571","https://openalex.org/W1834417781","https://openalex.org/W1576483352","https://openalex.org/W1559887960","https://openalex.org/W2169907249","https://openalex.org/W2363471132","https://openalex.org/W2011772808","https://openalex.org/W3137117590","https://openalex.org/W1993993389","https://openalex.org/W2968171375"],"abstract_inverted_index":{"Shared":[0,52],"memory":[1,16,34,61],"architectures,":[2],"as":[3],"opposed":[4],"to":[5,12,21,39,44,56,79],"private-only":[6],"memories,":[7],"provide":[8,57],"a":[9,68],"viable":[10],"alternative":[11],"meet":[13],"the":[14,50],"ever-increasing":[15],"requirements":[17],"of":[18],"multi-accelerator":[19],"systems":[20],"achieve":[22],"high":[23],"performance":[24,37,85],"under":[25,67],"stringent":[26],"area":[27],"and":[28,42,63,71,81,86],"energy":[29],"constraints.":[30,73],"However,":[31],"an":[32,58],"impulsive":[33],"sharing":[35],"degrades":[36],"due":[38],"network":[40,72],"contention":[41],"latency":[43],"access":[45],"shared":[46,64],"memory.":[47],"We":[48],"propose":[49],"Accelerator":[51],"Memory":[53],"(ASM)":[54],"framework":[55],"optimal":[59],"private/shared":[60],"configuration":[62],"data":[65],"allocation":[66],"system\u2019s":[69],"resource":[70],"Evaluations":[74],"show":[75],"ASM":[76],"provides":[77],"up":[78],"34.35%":[80],"31.34%":[82],"improvement":[83],"in":[84],"energy,":[87],"respectively,":[88],"over":[89],"baseline":[90],"systems.":[91]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}