{"id":"https://openalex.org/W3128508037","doi":"https://doi.org/10.1145/3443467.3443908","title":"The Design Of UVM Verification Platform Based On Data Comparison","display_name":"The Design Of UVM Verification Platform Based On Data Comparison","publication_year":2020,"publication_date":"2020-11-06","ids":{"openalex":"https://openalex.org/W3128508037","doi":"https://doi.org/10.1145/3443467.3443908","mag":"3128508037"},"language":"en","primary_location":{"id":"doi:10.1145/3443467.3443908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3443467.3443908","pdf_url":null,"source":{"id":"https://openalex.org/S4306523680","display_name":"Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113600317","display_name":"Shengyuan Zhou","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"ShengYuan Zhou","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044168486","display_name":"Shuqin Geng","orcid":"https://orcid.org/0000-0002-3393-1835"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"ShuQin Geng","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055738569","display_name":"Xiaohong Peng","orcid":"https://orcid.org/0009-0008-7452-003X"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"XiaoHong Peng","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108605168","display_name":"Mingming Zhang","orcid":null},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"MingMing Zhang","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055752665","display_name":"Menghao Chu","orcid":"https://orcid.org/0000-0002-0510-0110"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"MengHao Chu","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045418994","display_name":"PengKun Li","orcid":"https://orcid.org/0000-0002-7010-3377"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"PengKun Li","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100618441","display_name":"Hang Lu","orcid":"https://orcid.org/0009-0006-0298-0665"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hang Lu","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057954380","display_name":"Ronghao Zhu","orcid":"https://orcid.org/0000-0003-2269-5248"},"institutions":[{"id":"https://openalex.org/I37796252","display_name":"Beijing University of Technology","ror":"https://ror.org/037b1pp87","country_code":"CN","type":"education","lineage":["https://openalex.org/I37796252"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"RongHao Zhu","raw_affiliation_strings":["VLSI & System Lab, Beijing University of Technology, Beijing China"],"affiliations":[{"raw_affiliation_string":"VLSI & System Lab, Beijing University of Technology, Beijing China","institution_ids":["https://openalex.org/I37796252"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5113600317"],"corresponding_institution_ids":["https://openalex.org/I37796252"],"apc_list":null,"apc_paid":null,"fwci":0.3962,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59808612,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1080","last_page":"1085"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9742000102996826,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9728000164031982,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.9488000273704529,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interrupt","display_name":"Interrupt","score":0.8124895691871643},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.786545991897583},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.6984531879425049},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6881154775619507},{"id":"https://openalex.org/keywords/intelligent-verification","display_name":"Intelligent verification","score":0.6042810082435608},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5513616800308228},{"id":"https://openalex.org/keywords/high-level-verification","display_name":"High-level verification","score":0.5433031916618347},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.49548351764678955},{"id":"https://openalex.org/keywords/runtime-verification","display_name":"Runtime verification","score":0.49182558059692383},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.483434796333313},{"id":"https://openalex.org/keywords/software-verification","display_name":"Software verification","score":0.4609684348106384},{"id":"https://openalex.org/keywords/verification","display_name":"Verification","score":0.45749837160110474},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.4219362735748291},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.380924254655838},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3023098409175873},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1652381420135498}],"concepts":[{"id":"https://openalex.org/C41661131","wikidata":"https://www.wikidata.org/wiki/Q220764","display_name":"Interrupt","level":3,"score":0.8124895691871643},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.786545991897583},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.6984531879425049},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6881154775619507},{"id":"https://openalex.org/C3406870","wikidata":"https://www.wikidata.org/wiki/Q6044160","display_name":"Intelligent verification","level":5,"score":0.6042810082435608},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5513616800308228},{"id":"https://openalex.org/C187250869","wikidata":"https://www.wikidata.org/wiki/Q5754573","display_name":"High-level verification","level":5,"score":0.5433031916618347},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.49548351764678955},{"id":"https://openalex.org/C202973057","wikidata":"https://www.wikidata.org/wiki/Q7380130","display_name":"Runtime verification","level":3,"score":0.49182558059692383},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.483434796333313},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.4609684348106384},{"id":"https://openalex.org/C142284323","wikidata":"https://www.wikidata.org/wiki/Q7921323","display_name":"Verification","level":5,"score":0.45749837160110474},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.4219362735748291},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.380924254655838},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3023098409175873},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1652381420135498},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C186846655","wikidata":"https://www.wikidata.org/wiki/Q3398377","display_name":"Software construction","level":4,"score":0.0},{"id":"https://openalex.org/C149091818","wikidata":"https://www.wikidata.org/wiki/Q2429814","display_name":"Software system","level":3,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3443467.3443908","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3443467.3443908","pdf_url":null,"source":{"id":"https://openalex.org/S4306523680","display_name":"Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2020 4th International Conference on Electronic Information Technology and Computer Engineering","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1907730390","https://openalex.org/W2767078431","https://openalex.org/W2892568896","https://openalex.org/W2899682454","https://openalex.org/W2905110298","https://openalex.org/W2913162084","https://openalex.org/W2980403488","https://openalex.org/W4239542972","https://openalex.org/W6771598711"],"related_works":["https://openalex.org/W2361881307","https://openalex.org/W2392047570","https://openalex.org/W2035244079","https://openalex.org/W3036403349","https://openalex.org/W4301348901","https://openalex.org/W2962898432","https://openalex.org/W3120172095","https://openalex.org/W2355428260","https://openalex.org/W2350806125","https://openalex.org/W2059150015"],"abstract_inverted_index":{"This":[0,63],"article":[1,132],"is":[2,52,66,88,143,157,205],"based":[3,144],"on":[4,145],"UVM":[5,29],"(Universal":[6],"Verification":[7,44],"Methodology)":[8],"to":[9,77],"build":[10],"a":[11,206],"verification":[12,50,61,64,92,109,127,156,187,190],"platform":[13,25,51,65,128],"that":[14,53,125,158],"can":[15,95],"quickly":[16,98],"verify":[17],"the":[18,28,38,42,91,102,107,112,117,126,146,155,159,164,172,175,179,182,186,197,211],"DUT":[19],"(Design":[20],"Under":[21],"Test).":[22],"The":[23,46,138,152],"test":[24],"skillfully":[26],"uses":[27],"components":[30],"and":[31,99,116,136,166,171,202],"flexible":[32],"configuration":[33],"scheme,":[34],"which":[35,94,123,204],"fully":[36],"shows":[37],"strong":[39],"advantages":[40],"of":[41,48,104,111,154,168,199,209,214],"Universal":[43],"Methodology.":[45],"uniqueness":[47],"this":[49,105,131],"it":[54],"does":[55],"not":[56],"use":[57],"UVM's":[58],"reference":[59],"model":[60,87],"component.":[62],"suitable":[67],"for":[68],"modules":[69],"without":[70],"algorithm":[71],"models,":[72],"such":[73],"as":[74],"high-speed":[75,148],"interface":[76],"low-speed":[78],"interface,":[79],"Interrupt":[80,113,140,160],"handling":[81,114,141,161],"module,":[82],"etc.":[83],"A":[84],"hierarchical":[85],"register":[86],"applied":[89],"in":[90,130,196],"platform,":[93],"configure":[96],"registers":[97],"flexibly.":[100],"At":[101,178],"end":[103],"article,":[106],"IP-level":[108],"work":[110,120],"module":[115,142,162],"coverage":[118,183],"collection":[119],"are":[121],"realized,":[122],"proves":[124],"built":[129],"has":[133],"higher":[134],"flexibility":[135],"reusability.":[137],"verified":[139],"AXI":[147],"bus":[149,173],"transmission":[150],"protocol.":[151],"result":[153],"realizes":[163],"full":[165],"overflow":[167],"ring":[169],"FIFO,":[170],"meets":[174,185],"protocol":[176],"requirements.":[177,188],"same":[180],"time,":[181],"rate":[184],"Chip":[189],"occupies":[191],"an":[192],"increasingly":[193],"important":[194],"position":[195],"process":[198],"chip":[200],"research":[201],"development,":[203],"key":[207],"part":[208],"ensuring":[210],"smooth":[212],"tapeout":[213],"chips.":[215]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}