{"id":"https://openalex.org/W2036289597","doi":"https://doi.org/10.1145/344166.344568","title":"Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion","display_name":"Minimum power and area n-tier multilevel interconnect architectures using optimal repeater insertion","publication_year":2000,"publication_date":"2000-01-01","ids":{"openalex":"https://openalex.org/W2036289597","doi":"https://doi.org/10.1145/344166.344568","mag":"2036289597"},"language":"en","primary_location":{"id":"doi:10.1145/344166.344568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/344166.344568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design  - ISLPED '00","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103531805","display_name":"Raguraman Venkatesan","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Raguraman Venkatesan","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA, USA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101674529","display_name":"Jeffrey A. Davis","orcid":"https://orcid.org/0000-0001-8849-6933"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey A. Davis","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014850579","display_name":"Keith Bowman","orcid":"https://orcid.org/0000-0002-7638-9783"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Keith A. Bowman","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5041468877","display_name":"J.D. Meindl","orcid":null},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James D. Meindl","raw_affiliation_strings":["Georgia Institute of Technology, Atlanta, GA","Georgia Institute of Technology Atlanta, GA"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]},{"raw_affiliation_string":"Georgia Institute of Technology Atlanta, GA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5103531805"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":1.3491,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.81152382,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"167","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/repeater","display_name":"Repeater (horology)","score":0.7503277063369751},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7074283361434937},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6255902051925659},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5363681316375732},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35584506392478943},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3244730234146118},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.30370116233825684},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21406948566436768},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.07977825403213501}],"concepts":[{"id":"https://openalex.org/C195545963","wikidata":"https://www.wikidata.org/wiki/Q1469803","display_name":"Repeater (horology)","level":3,"score":0.7503277063369751},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7074283361434937},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6255902051925659},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5363681316375732},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35584506392478943},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3244730234146118},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.30370116233825684},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21406948566436768},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.07977825403213501},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/344166.344568","is_oa":false,"landing_page_url":"https://doi.org/10.1145/344166.344568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2000 international symposium on Low power electronics and design  - ISLPED '00","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1556480701","https://openalex.org/W1567371453","https://openalex.org/W1913630730","https://openalex.org/W2028954821","https://openalex.org/W2107288518","https://openalex.org/W2107996516","https://openalex.org/W2108368155","https://openalex.org/W2108923470","https://openalex.org/W2151817873","https://openalex.org/W2160840734","https://openalex.org/W4250660896"],"related_works":["https://openalex.org/W1511998565","https://openalex.org/W1604898313","https://openalex.org/W2130966263","https://openalex.org/W2117014006","https://openalex.org/W2164287667","https://openalex.org/W4233815414","https://openalex.org/W2372170743","https://openalex.org/W1491899005","https://openalex.org/W2129460106","https://openalex.org/W2102629692"],"abstract_inverted_index":{"Minimum":[0],"power":[1,30,63],"CMOS":[2],"ASIC":[3],"macrocells":[4],"are":[5,32],"designed":[6],"by":[7,65],"minimizing":[8],"the":[9,35,62,76],"macrocell":[10,27,70],"area":[11,28,71],"using":[12,50],"a":[13,46,55,69],"new":[14],"methodology":[15],"to":[16,68],"optimally":[17],"insert":[18],"repeaters":[19],"for":[20,34,75],"n-tier":[21,47],"multilevel":[22],"interconnect":[23,57],"architectures.":[24],"The":[25],"minimum":[26],"and":[29,38,43,54],"dissipation":[31,64],"projected":[33],"100,":[36],"70":[37],"50":[39],"nm":[40],"technology":[41,84],"generations":[42],"compared":[44],"with":[45],"design":[48],"without":[49],"repeaters.":[51],"Repeater":[52],"insertion":[53],"novel":[56],"geometry":[58],"scaling":[59],"technique":[60],"decrease":[61],"58-68%":[66],"corresponding":[67],"reduction":[72],"of":[73,81],"70-78%":[74],"global":[77],"clock":[78],"frequency":[79],"designs":[80],"these":[82],"three":[83],"generations.":[85]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}