{"id":"https://openalex.org/W3136792145","doi":"https://doi.org/10.1145/3439706.3447043","title":"Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes","display_name":"Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation At Advanced Process Nodes","publication_year":2021,"publication_date":"2021-03-12","ids":{"openalex":"https://openalex.org/W3136792145","doi":"https://doi.org/10.1145/3439706.3447043","mag":"3136792145"},"language":"en","primary_location":{"id":"doi:10.1145/3439706.3447043","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3439706.3447043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 International Symposium on Physical Design","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Siddhartha Nath","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Siddhartha Nath","raw_affiliation_strings":["Synopsys Inc., Mountain View, CA, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110815003","display_name":"Vishal Khandelwal","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishal Khandelwal","raw_affiliation_strings":["Synopsys Inc., Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Synopsys Inc., Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.813,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.71292024,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"83","last_page":"90"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7115366458892822},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5398094058036804},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5050824284553528},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.49494117498397827},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.49195000529289246},{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.4833795428276062},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4274751543998718},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41277238726615906},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4076555371284485},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3322325348854065},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3259759545326233},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15505412220954895}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7115366458892822},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5398094058036804},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5050824284553528},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.49494117498397827},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.49195000529289246},{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.4833795428276062},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4274751543998718},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41277238726615906},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4076555371284485},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3322325348854065},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3259759545326233},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15505412220954895},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3439706.3447043","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3439706.3447043","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of the 2021 International Symposium on Physical Design","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6000000238418579,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1529100118","https://openalex.org/W1594031697","https://openalex.org/W1600253293","https://openalex.org/W1678356000","https://openalex.org/W2065918787","https://openalex.org/W2092377129","https://openalex.org/W2094978106","https://openalex.org/W2295598076","https://openalex.org/W2787894218","https://openalex.org/W2794271438","https://openalex.org/W2911181151","https://openalex.org/W2911964244","https://openalex.org/W3102476541"],"related_works":["https://openalex.org/W2060497355","https://openalex.org/W4245901115","https://openalex.org/W3036411830","https://openalex.org/W1569705806","https://openalex.org/W3168383044","https://openalex.org/W2237711431","https://openalex.org/W2409361203","https://openalex.org/W2135304146","https://openalex.org/W4231811236","https://openalex.org/W2370249666"],"abstract_inverted_index":{"Relentless":[0],"pursuit":[1],"of":[2,56,141,165,170],"high-frequency":[3],"low-power":[4],"designs":[5],"at":[6,53],"advanced":[7],"nodes":[8],"necessitate":[9],"achieving":[10],"signoff-quality":[11],"timing":[12,42,50,62,93,124],"and":[13,36,63,148,154],"power":[14,64,151],"during":[15],"digital":[16,100,136],"implementation":[17,38,101,137],"to":[18,45,90,98,143],"minimize":[19],"any":[20],"over-design.":[21],"With":[22],"growing":[23],"design":[24],"sizes":[25],"(1--10M":[26],"instances),":[27],"full":[28],"flow":[29],"runtime":[30,47,114,163],"is":[31,66],"an":[32],"equally":[33],"important":[34],"metric":[35],"commercial":[37,135],"tools":[39],"use":[40],"graph-based":[41],"analysis":[43,51],"(GBA)":[44],"gain":[46],"over":[48],"path-based":[49],"(PBA),":[52],"the":[54,107],"cost":[55],"pessimism":[57,111],"in":[58,77,117,133,145,150,152],"timing.":[59],"Last":[60],"mile":[61],"closure":[65],"then":[67],"achieved":[68],"through":[69],"expensive":[70],"PBA-driven":[71],"engineering":[72],"change":[73],"order":[74],"(ECO)":[75],"loops":[76],"signoff":[78,123],"stage.":[79],"In":[80],"this":[81],"work,":[82],"we":[83],"explore":[84],"\"on-the-fly''":[85],"machine":[86],"learning":[87],"(ML)":[88],"models":[89],"predict":[91],"PBA":[92,110],"based":[94],"on":[95,122],"GBA":[96,108],"features,":[97],"drive":[99],"flow.":[102],"Our":[103,159],"ML":[104],"model":[105],"reduces":[106],"vs.":[109],"with":[112],"minimal":[113],"overhead,":[115],"resulting":[116],"improved":[118],"area/power":[119],"without":[120],"compromising":[121],"closure.":[125],"Experimental":[126],"results":[127],"obtained":[128],"by":[129],"integrating":[130],"our":[131],"technique":[132],"a":[134,162,168],"tool":[138],"show":[139],"improvement":[140],"up":[142],"0.92%":[144],"area,":[146],"11.7%":[147],"1.16%":[149],"leakage-":[153],"total":[155],"power-centric":[156],"designs,":[157],"respectively.":[158],"method":[160],"has":[161],"overhead":[164],"$\\sim$3%":[166],"across":[167],"suite":[169],"5--16nm":[171],"industrial":[172],"designs.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}