{"id":"https://openalex.org/W3128172908","doi":"https://doi.org/10.1145/3437378.3444364","title":"SIMDify: Framework for SIMD-Processing with RISC-V Scalar Instruction Set","display_name":"SIMDify: Framework for SIMD-Processing with RISC-V Scalar Instruction Set","publication_year":2021,"publication_date":"2021-02-01","ids":{"openalex":"https://openalex.org/W3128172908","doi":"https://doi.org/10.1145/3437378.3444364","mag":"3128172908"},"language":"en","primary_location":{"id":"doi:10.1145/3437378.3444364","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3437378.3444364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Australasian Computer Science Week Multiconference","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105722099","display_name":"Mehmet Alp Sarkisla","orcid":null},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mehmet Alp Sarkisla","raw_affiliation_strings":["Bogazici University, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bogazici University, Turkey","institution_ids":["https://openalex.org/I4405392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047855009","display_name":"Arda Yurdakul","orcid":"https://orcid.org/0000-0001-7132-0042"},"institutions":[{"id":"https://openalex.org/I4405392","display_name":"Bo\u011fazi\u00e7i University","ror":"https://ror.org/03z9tma90","country_code":"TR","type":"education","lineage":["https://openalex.org/I4405392"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Arda Yurdakul","raw_affiliation_strings":["Bogazici University, Turkey"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bogazici University, Turkey","institution_ids":["https://openalex.org/I4405392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4405392"],"apc_list":null,"apc_paid":null,"fwci":0.2233,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.30460982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.9287442564964294},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8297170400619507},{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.7456507682800293},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.7014355659484863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6164425611495972},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.573276937007904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46923285722732544},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3545480966567993},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35387879610061646}],"concepts":[{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.9287442564964294},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8297170400619507},{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.7456507682800293},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.7014355659484863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6164425611495972},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.573276937007904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46923285722732544},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3545480966567993},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35387879610061646}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3437378.3444364","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3437378.3444364","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 Australasian Computer Science Week Multiconference","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W1669302834","https://openalex.org/W1983394510","https://openalex.org/W1990612330","https://openalex.org/W2008084232","https://openalex.org/W2018055497","https://openalex.org/W2045008841","https://openalex.org/W2078045595","https://openalex.org/W2078726412","https://openalex.org/W2127382014","https://openalex.org/W2203869720","https://openalex.org/W2277529441","https://openalex.org/W2329712308","https://openalex.org/W2388115316","https://openalex.org/W2399715892","https://openalex.org/W2547913035","https://openalex.org/W2573130197","https://openalex.org/W2613394702","https://openalex.org/W2613639279","https://openalex.org/W2742855437","https://openalex.org/W2914985521","https://openalex.org/W2918779393","https://openalex.org/W2942894308","https://openalex.org/W2943148367","https://openalex.org/W2945816340","https://openalex.org/W2946705112","https://openalex.org/W2947828424","https://openalex.org/W2952804118","https://openalex.org/W2974514820","https://openalex.org/W2997740413","https://openalex.org/W2998299662","https://openalex.org/W2998905292","https://openalex.org/W2999892769","https://openalex.org/W3015162172","https://openalex.org/W3017745964","https://openalex.org/W3036554530","https://openalex.org/W3045855570","https://openalex.org/W4365800050"],"related_works":["https://openalex.org/W2155649074","https://openalex.org/W2162921448","https://openalex.org/W2100984465","https://openalex.org/W2994245508","https://openalex.org/W1994289828","https://openalex.org/W1588764976","https://openalex.org/W4396938741","https://openalex.org/W4247613350","https://openalex.org/W4400188904","https://openalex.org/W2019183874"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3],"propose":[4],"a":[5,67,107,132],"parallel":[6],"programming":[7,128],"framework,":[8],"SIMDify,":[9],"which":[10],"generates":[11,48],"single-instruction-multiple-data":[12],"(SIMD)":[13],"processors":[14],"that":[15,53,171],"can":[16,104,174],"achieve":[17],"SIMD":[18,22,41,51,61,63,79,96],"processing":[19,42,73],"without":[20],"using":[21,123],"instructions.":[23],"SIMDify":[24,45,118],"takes":[25],"an":[26],"application":[27],"machine":[28],"code":[29],"compiled":[30],"for":[31,87],"scalar":[32,55],"RISC-V":[33,56,98,115],"ISA":[34],"and":[35,47,70,103,130,139,160,182],"simulates":[36],"it":[37],"to":[38],"determine":[39],"the":[40,49,60,83,88,94,112,120],"regions.":[43],"Then,":[44],"configures":[46],"application-specific":[50],"processor":[52,64,99,136],"executes":[54],"instructions":[57,125],"concurrently":[58],"on":[59,78,152],"datapath.":[62],"consists":[65],"of":[66,165],"single":[68],"master":[69,84],"multiple":[71],"slave":[72,162],"elements":[74],"(PE).":[75],"Slaves":[76],"focus":[77],"level":[80],"tasks,":[81],"whereas":[82],"is":[85,93,137],"responsible":[86],"central":[89],"control.":[90],"Proposed":[91],"architecture":[92],"first":[95],"capable":[97],"designed":[100,138],"in":[101,141],"HLS":[102,116],"operate":[105],"with":[106,126,179,184],"faster":[108],"clock":[109],"frequency":[110],"than":[111],"existing":[113],"SISD":[114],"cores.":[117],"relieves":[119],"user":[121],"from":[122],"custom":[124],"rigid":[127],"models":[129],"offers":[131],"flexible":[133],"solution.":[134],"The":[135],"tested":[140],"Vivado":[142],"High":[143],"Level":[144],"Synthesis":[145],"19.2.":[146],"It":[147],"operates":[148],"at":[149],"78":[150],"MHz":[151],"Zynq":[153],"Zedboard":[154],"FPGA.":[155],"Master":[156],"PE":[157],"uses":[158,163],"5%":[159],"each":[161],"3.5%":[164],"FPGA":[166],"resources.":[167],"Test":[168],"results":[169],"show":[170],"execution":[172],"time":[173],"be":[175],"improved":[176],"by":[177],"8.5x":[178],"9":[180],"slaves":[181],"19x":[183],"29":[185],"slaves.":[186]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-30T17:31:21.811387","created_date":"2025-10-10T00:00:00"}