{"id":"https://openalex.org/W3131252192","doi":"https://doi.org/10.1145/3431920.3439464","title":"AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators","display_name":"AutoDSE: Enabling Software Programmers Design Efficient FPGA Accelerators","publication_year":2021,"publication_date":"2021-02-17","ids":{"openalex":"https://openalex.org/W3131252192","doi":"https://doi.org/10.1145/3431920.3439464","mag":"3131252192"},"language":"en","primary_location":{"id":"doi:10.1145/3431920.3439464","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3431920.3439464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5039319411","display_name":"Atefeh Sohrabizadeh","orcid":"https://orcid.org/0000-0002-1156-3306"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Atefeh Sohrabizadeh","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008633310","display_name":"Cody Hao Yu","orcid":"https://orcid.org/0000-0002-9298-6254"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Cody Hao Yu","raw_affiliation_strings":["University of California, Los Angeles, Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002210013","display_name":"Min Gao","orcid":"https://orcid.org/0000-0003-0127-7477"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Min Gao","raw_affiliation_strings":["Falcon Computing Inc., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Falcon Computing Inc., Los Angeles, CA, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016776689","display_name":"Jason Cong","orcid":"https://orcid.org/0000-0003-2887-6963"},"institutions":[{"id":"https://openalex.org/I161318765","display_name":"University of California, Los Angeles","ror":"https://ror.org/046rm7j60","country_code":"US","type":"education","lineage":["https://openalex.org/I161318765"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Cong","raw_affiliation_strings":["University of California, Los Angeles & Falcon Computing Inc., Los Angeles, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Los Angeles & Falcon Computing Inc., Los Angeles, CA, USA","institution_ids":["https://openalex.org/I161318765"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"147","last_page":"147"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9944000244140625,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8378362059593201},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.8003823757171631},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7647504806518555},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5930887460708618},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5138914585113525},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4851747155189514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46290409564971924},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4625389575958252},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.4167556166648865},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4109148681163788},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3563830256462097},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.21177414059638977}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8378362059593201},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.8003823757171631},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7647504806518555},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5930887460708618},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5138914585113525},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4851747155189514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46290409564971924},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4625389575958252},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.4167556166648865},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4109148681163788},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3563830256462097},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.21177414059638977},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3431920.3439464","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3431920.3439464","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G285687498","display_name":null,"funder_award_id":"CNS-1719403","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3546765716","display_name":null,"funder_award_id":"34627365","funder_id":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2891987081","https://openalex.org/W2612099726","https://openalex.org/W2160632767","https://openalex.org/W4313484792","https://openalex.org/W2121053958","https://openalex.org/W4282568311"],"abstract_inverted_index":{"Adopting":[0],"FPGA":[1],"as":[2],"an":[3,94,136],"accelerator":[4,38],"in":[5,120,180],"datacenters":[6],"is":[7,132,146],"becoming":[8],"mainstream":[9],"for":[10,27,82,165],"customized":[11],"computing,":[12],"but":[13],"the":[14,32,52,67,72,115,118,134,150,156,173],"fact":[15],"that":[16,101,144,153],"FPGAs":[17],"are":[18],"hard":[19],"to":[20,50,65,84,106,128,148],"program":[21],"creates":[22],"a":[23,79,109],"steep":[24],"learning":[25,57],"curve":[26],"software":[28],"programmers.":[29],"Even":[30],"with":[31,185],"help":[33],"of":[34,69,74,117,188],"high-level":[35],"synthesis":[36],"(HLS),":[37],"designers":[39],"still":[40],"must":[41],"manually":[42,174],"perform":[43],"code":[44],"reconstruction":[45],"and":[46,123,167,170],"cumbersome":[47],"parameter":[48],"tuning":[49],"achieve":[51],"optimal":[53],"performance.":[54],"While":[55],"many":[56],"models":[58],"have":[59],"been":[60],"leveraged":[61],"by":[62,92],"existing":[63],"work":[64],"automate":[66],"design":[68,111,119,151],"efficient":[70],"accelerators,":[71],"unpredictability":[73],"modern":[75],"HLS":[76,176],"tools":[77],"becomes":[78],"major":[80],"obstacle":[81],"them":[83],"maintain":[85],"high":[86],"accuracy.":[87],"We":[88],"address":[89],"this":[90],"problem":[91],"incorporating":[93],"automated":[95],"DSE":[96],"framework":[97],"-":[98,100],"AutoDSE":[99,113,145],"leverages":[102],"bottleneck-guided":[103],"gradient":[104],"optimizer":[105],"systematically":[107],"find":[108,149],"better":[110],"point.":[112],"finds":[114],"bottleneck":[116],"each":[121],"step":[122],"focuses":[124],"on":[125,155],"high-impact":[126],"parameters":[127],"overcome":[129],"that,":[130],"which":[131],"like":[133],"approach":[135],"expert":[137],"would":[138],"take.":[139],"The":[140],"experimental":[141],"results":[142],"show":[143],"able":[147],"point":[152],"achieves,":[154],"geometric":[157],"mean,":[158],"19.9x":[159],"speedup":[160],"over":[161,172],"one":[162],"CPU":[163],"core":[164],"Machsuite":[166],"Rodinia":[168],"benchmarks":[169],"1.04x":[171],"designed":[175],"accelerated":[177],"vision":[178],"kernels":[179],"Xilinx":[181],"Vitis":[182],"libraries":[183],"yet":[184],"26x":[186],"reduction":[187],"their":[189],"optimization":[190],"pragmas.":[191]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}