{"id":"https://openalex.org/W3129734321","doi":"https://doi.org/10.1145/3431920.3439293","title":"Stratix 10 NX Architecture and Applications","display_name":"Stratix 10 NX Architecture and Applications","publication_year":2021,"publication_date":"2021-02-17","ids":{"openalex":"https://openalex.org/W3129734321","doi":"https://doi.org/10.1145/3431920.3439293","mag":"3129734321"},"language":"en","primary_location":{"id":"doi:10.1145/3431920.3439293","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3431920.3439293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082265695","display_name":"Martin Langhammer","orcid":"https://orcid.org/0000-0001-8206-2077"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Martin Langhammer","raw_affiliation_strings":["Intel Corporation, Salisbury, United Kingdom"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Salisbury, United Kingdom","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084078152","display_name":"Eriko Nurvitadhi","orcid":"https://orcid.org/0000-0002-2347-9590"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eriko Nurvitadhi","raw_affiliation_strings":["Intel Corporation, Portland, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Portland, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010739346","display_name":"Bogdan Pasca","orcid":"https://orcid.org/0000-0002-5454-4375"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bogdan Pasca","raw_affiliation_strings":["Intel Corporation, Toulouse, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, Toulouse, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060878942","display_name":"Sergey Gribok","orcid":"https://orcid.org/0000-0003-3339-7705"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sergey Gribok","raw_affiliation_strings":["Intel Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.871,"has_fulltext":false,"cited_by_count":41,"citation_normalized_percentile":{"value":0.95518423,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"57","last_page":"67"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9165441989898682},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7833813428878784},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7403732538223267},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.613470196723938},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.5981448292732239},{"id":"https://openalex.org/keywords/single-precision-floating-point-format","display_name":"Single-precision floating-point format","score":0.5940442085266113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5840902328491211},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5032488703727722},{"id":"https://openalex.org/keywords/sparse-matrix","display_name":"Sparse matrix","score":0.43097788095474243},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.4304828643798828},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.42797237634658813},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3903714418411255},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37014466524124146},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36818206310272217},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33163636922836304},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33099135756492615},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11693248152732849}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9165441989898682},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7833813428878784},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7403732538223267},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.613470196723938},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.5981448292732239},{"id":"https://openalex.org/C133095886","wikidata":"https://www.wikidata.org/wiki/Q1307173","display_name":"Single-precision floating-point format","level":3,"score":0.5940442085266113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5840902328491211},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5032488703727722},{"id":"https://openalex.org/C56372850","wikidata":"https://www.wikidata.org/wiki/Q1050404","display_name":"Sparse matrix","level":3,"score":0.43097788095474243},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.4304828643798828},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.42797237634658813},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3903714418411255},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37014466524124146},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36818206310272217},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33163636922836304},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33099135756492615},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11693248152732849},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C84114770","wikidata":"https://www.wikidata.org/wiki/Q46344","display_name":"Quantum","level":2,"score":0.0},{"id":"https://openalex.org/C163716315","wikidata":"https://www.wikidata.org/wiki/Q901177","display_name":"Gaussian","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3431920.3439293","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3431920.3439293","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2762516835","https://openalex.org/W2891946740","https://openalex.org/W2915933024","https://openalex.org/W2916570820","https://openalex.org/W2983964638","https://openalex.org/W4233429846","https://openalex.org/W4255534610"],"related_works":["https://openalex.org/W1564887326","https://openalex.org/W2116803521","https://openalex.org/W3215589575","https://openalex.org/W3150370983","https://openalex.org/W2239119680","https://openalex.org/W4302004660","https://openalex.org/W2550374317","https://openalex.org/W2588463123","https://openalex.org/W4386521024","https://openalex.org/W4386120762"],"abstract_inverted_index":{"The":[0,140,169],"advent":[1],"of":[2,8,46,57,66,71,99,114,124,131,142,244,271],"AI":[3,68,105,138],"has":[4,17],"driven":[5],"the":[6,32,40,47,55,64,89,104,111,115,128,143,148,222,263,269],"adoption":[7],"high":[9],"density":[10],"low":[11,132],"precision":[12,133,200,224],"arithmetic":[13,25],"on":[14,262],"FPGAs.":[15,82],"This":[16],"resulted":[18],"in":[19,22,137,154,195,268],"new":[20,122],"methods":[21,219],"mapping":[23],"both":[24,163],"functions":[26],"as":[27,29,34,36,54],"well":[28,35],"dataflows":[30],"onto":[31],"fabric,":[33,120],"some":[37],"changes":[38],"to":[39,110,159,211,229,237],"embedded":[41],"DSP":[42,125],"Blocks.":[43],"Technologies":[44],"outside":[45],"FPGA":[48,100],"realm":[49],"have":[50,73],"also":[51,63,217],"evolved,":[52],"such":[53],"addition":[56,109],"tensor":[58],"structures":[59],"for":[60,103,147,162,181],"GPUs,":[61],"and":[62,78,165,174,187,204],"introduction":[65],"numerous":[67],"ASSPs,":[69],"all":[70],"which":[72,95,221],"a":[74,97,121],"higher":[75],"claimed":[76],"performance":[77],"efficiency":[79,266],"than":[80],"current":[81],"In":[83,108,242],"this":[84],"paper":[85],"we":[86],"will":[87,216],"introduce":[88],"Stratix":[90,248],"10":[91,249],"NX":[92,250],"device":[93],"(NX),":[94],"is":[96,145,267],"variant":[98],"specifically":[101],"optimized":[102],"application":[106],"space.":[107],"computational":[112],"capabilities":[113,157],"standard":[116,238],"programmable":[117],"soft":[118],"logic":[119],"type":[123],"Block":[126],"provides":[127],"dense":[129],"arrays":[130],"multipliers":[134,225],"typically":[135],"used":[136],"implementations.":[139],"architecture":[141],"block":[144,183],"tuned":[146],"common":[149],"matrix-matrix":[150],"or":[151,197,255,274],"vector-matrix":[152],"multiplications":[153],"AI,":[155],"with":[156,177],"designed":[158],"work":[160],"efficiently":[161],"small":[164],"large":[166],"matrix":[167],"sizes.":[168],"base":[170],"precisions":[171],"are":[172,234],"INT8":[173],"INT4,":[175],"along":[176],"shared":[178],"exponent":[179],"support":[180,182,212],"floating":[184,201],"point":[185,202],"FP16":[186],"FP12":[188],"numerics.":[189],"All":[190],"additions/accumulations":[191],"can":[192,207,226],"be":[193,208,227],"done":[194],"INT32":[196],"IEEE754":[198],"single":[199],"(FP32),":[203],"multiple":[205],"blocks":[206],"cascaded":[209],"together":[210],"larger":[213,231],"matrices.":[214],"We":[215],"describe":[218],"by":[220],"smaller":[223],"aggregated":[228],"create":[230],"multiplier":[232],"that":[233],"more":[235],"applicable":[236],"signal":[239],"processing":[240],"requirements.":[241],"terms":[243],"overall":[245],"compute":[246],"throughput,":[247],"achieves":[251],"143":[252],"INT8/FP16":[253],"TOPs/FLOPs,":[254],"286":[256],"INT4/FP12":[257],"TOPS/FLOPs":[258],"at":[259],"600MHz.":[260],"Depending":[261],"configuration,":[264],"power":[265],"range":[270],"1-4":[272],"TOPs":[273],"TFLOPs/W.":[275]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":13},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":6}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}