{"id":"https://openalex.org/W3120760377","doi":"https://doi.org/10.1145/3427911","title":"Fault-based Built-in Self-test and Evaluation of Phase Locked Loops","display_name":"Fault-based Built-in Self-test and Evaluation of Phase Locked Loops","publication_year":2021,"publication_date":"2021-01-08","ids":{"openalex":"https://openalex.org/W3120760377","doi":"https://doi.org/10.1145/3427911","mag":"3120760377"},"language":"en","primary_location":{"id":"doi:10.1145/3427911","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3427911","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002904068","display_name":"Mehmet Ince","orcid":"https://orcid.org/0000-0002-9818-704X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehmet Ince","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108524932","display_name":"Ender Y\u0131lmaz","orcid":"https://orcid.org/0009-0004-0254-5845"},"institutions":[{"id":"https://openalex.org/I4210121352","display_name":"Western Digital (United States)","ror":"https://ror.org/02hqwnx33","country_code":"US","type":"company","lineage":["https://openalex.org/I4210121352"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ender Yilmaz","raw_affiliation_strings":["Western Digital Corp., San Jose, CA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Western Digital Corp., San Jose, CA","institution_ids":["https://openalex.org/I4210121352"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044587375","display_name":"Wei Fu","orcid":"https://orcid.org/0000-0003-1934-544X"},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Fu","raw_affiliation_strings":["Texas Instruments, Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas Instruments, Dallas, TX","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016998074","display_name":"Joon-Sung Park","orcid":"https://orcid.org/0000-0003-4740-3061"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joonsung Park","raw_affiliation_strings":["Arizona State University, Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Dallas, TX","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111686659","display_name":"K. Nagaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnaswamy Nagaraj","raw_affiliation_strings":["Arizona State University, Dallas, TX"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Dallas, TX","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leroy Winemberg","raw_affiliation_strings":["Intel Corp., Hillsboro, OR"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Hillsboro, OR","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University, Tempe, AZ"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.18,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75562701,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"26","issue":"3","first_page":"1","last_page":"18"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8327088356018066},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7168743014335632},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.6730434894561768},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.6154059171676636},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6094714999198914},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.6017258763313293},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5315401554107666},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5138685703277588},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46851444244384766},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.45937785506248474},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.42569640278816223},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.41065219044685364},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32033050060272217},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24167916178703308},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19492590427398682},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15939316153526306},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1485634744167328},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14782431721687317},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08343008160591125}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8327088356018066},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7168743014335632},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.6730434894561768},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.6154059171676636},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6094714999198914},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.6017258763313293},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5315401554107666},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5138685703277588},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46851444244384766},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.45937785506248474},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.42569640278816223},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.41065219044685364},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32033050060272217},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24167916178703308},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19492590427398682},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15939316153526306},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1485634744167328},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14782431721687317},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08343008160591125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3427911","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3427911","pdf_url":null,"source":{"id":"https://openalex.org/S105046310","display_name":"ACM Transactions on Design Automation of Electronic Systems","issn_l":"1084-4309","issn":["1084-4309","1557-7309"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319798","host_organization_name":"Association for Computing Machinery","host_organization_lineage":["https://openalex.org/P4310319798"],"host_organization_lineage_names":["Association for Computing Machinery"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"ACM Transactions on Design Automation of Electronic Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G1686594940","display_name":null,"funder_award_id":"2712.003","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1506018222","https://openalex.org/W1972861092","https://openalex.org/W1985055504","https://openalex.org/W1991465945","https://openalex.org/W2064955087","https://openalex.org/W2097113656","https://openalex.org/W2104662540","https://openalex.org/W2109704549","https://openalex.org/W2110437760","https://openalex.org/W2131262066","https://openalex.org/W2134344610","https://openalex.org/W2145403171","https://openalex.org/W2145873744","https://openalex.org/W2159003280","https://openalex.org/W2490904451","https://openalex.org/W4238124687","https://openalex.org/W4239342999","https://openalex.org/W4248309809","https://openalex.org/W4250094195"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W2021253405","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2340957901","https://openalex.org/W2154529098","https://openalex.org/W2109319621"],"abstract_inverted_index":{"With":[0],"the":[1,10,59,74,80,112,118,132],"increasing":[2],"pressure":[3],"to":[4,17],"obtain":[5],"near-zero":[6],"defect":[7],"rates":[8],"for":[9,26,47,51],"automotive":[11],"industry,":[12],"there":[13],"is":[14,102],"a":[15,41,66,98],"need":[16],"explore":[18],"built-in":[19,44],"self-test":[20,45],"and":[21,35,72,90,114],"other":[22],"non-traditional":[23],"test":[24,101],"techniques":[25],"embedded":[27],"mixed-signal":[28],"components,":[29],"such":[30],"as":[31],"PLLs,":[32],"DC-DC":[33],"converters,":[34],"data":[36],"converters.":[37],"This":[38],"article":[39],"presents":[40],"very":[42],"low-cost":[43],"technique":[46],"PLLs":[48],"specifically":[49],"designed":[50,103],"fault":[52],"detection.":[53],"The":[54,93],"methodology":[55],"relies":[56],"on":[57],"exciting":[58],"PLL":[60,99],"loop":[61,81],"in":[62,79,104,125],"one":[63],"location":[64,78],"via":[65,82],"pseudo-random":[67],"signal":[68],"with":[69,97,131],"noise":[70],"characteristics":[71],"observing":[73],"response":[75],"from":[76],"another":[77],"all":[83],"digital":[84],"circuitry,":[85],"thereby":[86],"inducing":[87],"low":[88],"area":[89],"performance":[91],"overhead.":[92],"BIST":[94],"circuit":[95],"along":[96],"under":[100],"65":[105],"nm":[106],"technology.":[107],"Fault":[108],"simulations":[109],"performed":[110],"at":[111],"transistor":[113],"system-level":[115],"show":[116],"that":[117,123],"majority":[119],"of":[120],"non-catastrophic":[121],"faults":[122],"result":[124],"parametric":[126],"failures":[127],"can":[128],"be":[129],"detected":[130],"proposed":[133],"approach.":[134]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}