{"id":"https://openalex.org/W3136416519","doi":"https://doi.org/10.1145/3422575.3422779","title":"Architectural Design of 3D NAND Flash based Compute-in-Memory for Inference Engine","display_name":"Architectural Design of 3D NAND Flash based Compute-in-Memory for Inference Engine","publication_year":2020,"publication_date":"2020-09-28","ids":{"openalex":"https://openalex.org/W3136416519","doi":"https://doi.org/10.1145/3422575.3422779","mag":"3136416519"},"language":"en","primary_location":{"id":"doi:10.1145/3422575.3422779","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3422575.3422779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The International Symposium on Memory Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032184694","display_name":"Wonbo Shim","orcid":"https://orcid.org/0000-0002-9669-7310"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wonbo Shim","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013020304","display_name":"Hongwu Jiang","orcid":"https://orcid.org/0000-0002-3048-5948"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hongwu Jiang","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076031530","display_name":"Xiaochen Peng","orcid":"https://orcid.org/0000-0001-6148-7711"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaochen Peng","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054894631","display_name":"Shimeng Yu","orcid":"https://orcid.org/0000-0002-0068-3652"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shimeng Yu","raw_affiliation_strings":["Georgia Institute of Technology, United States"],"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology, United States","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5032184694"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.726,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.71654008,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"77","last_page":"85"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.7320324778556824},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7291384935379028},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5145696997642517},{"id":"https://openalex.org/keywords/inference","display_name":"Inference","score":0.49591073393821716},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4175393581390381},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3984372913837433},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3761192560195923},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32615864276885986},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2763330042362213},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.20601505041122437},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16801396012306213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13643378019332886},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08668479323387146}],"concepts":[{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.7320324778556824},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7291384935379028},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5145696997642517},{"id":"https://openalex.org/C2776214188","wikidata":"https://www.wikidata.org/wiki/Q408386","display_name":"Inference","level":2,"score":0.49591073393821716},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4175393581390381},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3984372913837433},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3761192560195923},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32615864276885986},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2763330042362213},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.20601505041122437},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16801396012306213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13643378019332886},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08668479323387146}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1145/3422575.3422779","is_oa":false,"landing_page_url":"https://doi.org/10.1145/3422575.3422779","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"The International Symposium on Memory Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8700000047683716}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W614956578","https://openalex.org/W1542981317","https://openalex.org/W2194775991","https://openalex.org/W2307193480","https://openalex.org/W2462963692","https://openalex.org/W2593390416","https://openalex.org/W2785141883","https://openalex.org/W2803163155","https://openalex.org/W2899224990","https://openalex.org/W2905557681","https://openalex.org/W2953212265","https://openalex.org/W2960778947","https://openalex.org/W2966305769","https://openalex.org/W3006432798","https://openalex.org/W3006436277","https://openalex.org/W3015432327","https://openalex.org/W3015486995","https://openalex.org/W3015980402","https://openalex.org/W3016014942","https://openalex.org/W3019227464","https://openalex.org/W4300520267"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W4308090481","https://openalex.org/W2350469736"],"abstract_inverted_index":{"3D":[0,61,91,127,141],"NAND":[1,92,142],"Flash":[2],"memory":[3],"has":[4],"been":[5],"proposed":[6],"as":[7],"an":[8,50,70],"attractive":[9],"candidate":[10],"of":[11,60,90,111],"inference":[12,76],"engine":[13],"for":[14,49,121,161],"deep":[15],"neural":[16],"network":[17],"(DNN)":[18],"owing":[19],"to":[20,34,37,46,102,130],"its":[21],"ultra-high":[22,88],"density":[23,89],"and":[24,41,96,113,126],"commercially":[25],"matured":[26],"fabrication":[27],"technology.":[28],"However,":[29],"the":[30,42,66,81,87,104,137],"peripheral":[31],"circuits":[32],"require":[33],"be":[35,47],"modified":[36],"enable":[38],"compute-in-memory":[39],"(CIM)":[40],"chip":[43,151],"architectures":[44],"need":[45],"redesigned":[48],"optimized":[51],"dataflow.":[52],"In":[53],"this":[54],"work,":[55],"we":[56],"present":[57],"a":[58,109],"design":[59,145],"NAND-CIM":[62],"accelerator":[63],"based":[64,143],"on":[65,108],"macro":[67],"parameters":[68],"from":[69],"industry-grade":[71],"prototype":[72],"chip.":[73],"The":[74,106],"DNN":[75],"performance":[77],"is":[78],"evaluated":[79],"using":[80],"DNN+":[82],"NeuroSim":[83],"framework.":[84],"To":[85],"exploit":[86],"Flash,":[93],"both":[94],"inputs":[95],"weights":[97],"duplication":[98],"strategies":[99],"are":[100],"introduced":[101],"improve":[103],"throughput.":[105],"benchmarking":[107],"variety":[110],"VGG":[112],"ResNet":[114],"networks":[115],"was":[116],"performed":[117],"across":[118],"technological":[119],"candidates":[120],"CIM":[122,144],"including":[123],"SRAM,":[124],"RRAM":[125],"NAND.":[128],"Compared":[129],"similar":[131],"designs":[132],"with":[133],"SRAM":[134],"or":[135],"RRAM,":[136],"result":[138],"shows":[139],"that":[140],"can":[146],"achieve":[147],"not":[148],"only":[149],"17-24%":[150],"size":[152],"but":[153],"also":[154],"1.9-2.7":[155],"times":[156],"more":[157],"competitive":[158],"energy":[159],"efficiency":[160],"8-bit":[162],"precision":[163],"inference.":[164]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":6},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1}],"updated_date":"2026-03-23T07:41:27.035349","created_date":"2025-10-10T00:00:00"}